Differences

project_groups [2009/02/10 15:01] 128.237.225.232		project_groups [2010/08/17 18:27] (current)
Line 27:		Line 27:
	**Topic:** Bufferless Routers Implementation (#14)\\		**Topic:** Bufferless Routers Implementation (#14)\\
	\\		\\
-	**Group:** insert group members here\\	+	**Group:** Adam Hartman, Cindy Tseng\\
-	**Topic:** insert project topic here\\	+	**Topic:** DoS Attacks on On-Chip Interconnect (#4)\\
		+	\\
		+	**Group:** Matthew Beckler, Vinod Chandrasekaran\\
		+	**Topic:** Asymmetric multi-core designs (#6), identifying phases of program operation and scheduling on optimized cores.\\
		+	\\
		+	**Group:** Milo Polte, Rob Simmons\\
		+	**Topic:** Attacking and defending PCM-based main memory, variant of (#19) focusing on PCM as a replacement for DRAM.\\
		+	\\
		+	**Group:** Chengjou Liao, Travis Iwanaga\\
		+	**Topic:** GPU SIMD Thread Scheduling for MLP\\
		+	\\
		+	**Group:** Anshul Gandhi, Yi Zhuang\\
		+	**Topic:** Analytical Modeling of system temperature (inspired by #22).\\
		+	\\
		+	**Group:** George Nychis, Tony Cartolano\\
		+	**Topic:** QoS and Fairness in Bufferless Interconnection On-Chip Networks (#1).\\
		+	\\
		+	**Group:** Yanlin Li, Xin Zhang\\
		+	**Topic:** More is Less: Denial-of-Service Attacks to Multi-Core Systems
	===== Looking for a project partner? =====		===== Looking for a project partner? =====
Line 37:		Line 55:
	\\		\\
	**Name:** Joon Ho Cho (joonhoch@andrew.cmu.edu)\\		**Name:** Joon Ho Cho (joonhoch@andrew.cmu.edu)\\
-	**Interests:** Someone deleted my posting, so I write again. I am interested in cache performance, but I am flexible to any other topics. Let me know if you want to partner up with me.\\	+	**Interests:** I wanna work on the Fair/QoS-aware caching in the presence of prefetching (topic #9). Let me know if you want to partner up with me.\\
	\\		\\
		+