This is an old revision of the document!
Please be courteous to your fellow students.
Project Groups and Topics
Post your group members and topics below:
Group: Steve Thompson and Ben Nowak
Topic: Asymmetric Multi-core (#6)
Group: Jialiu Lin, Yi Wu
Topic: Qos Aware (fair) memory controllers in the presence of prefetching (#8)
Group: Yoongu Kim, Dongsu Han
Topic: Preserving bank parallelism in multiple multi-core memory controllers (#2)
Group: Rui Meireles, Sarah Aboutalib
Topic: Feature selection for data prefetchers (#24)
Group: Rashmi Sachdeva, Bob Koutsoyannis
Topic: Prefetching in distributed cache system (NUCA), may extend to multicore (#11)
Group: Kami Vaniea, Akkarit Sangpetch
Topic: Visualizing memory accesses to assist researchers in debugging.
Group: Jack Cheung, Mark Ma
Topic: Fault Tolerance(#5)
Group: Kevin Woo, Yu Cai
Topic: Bufferless Routers Implementation (#14)
Group: insert group members here
Topic: insert project topic here
Looking for a project partner?
If you are looking for a project partner please post your ad along with your contact information below. If particular topics interest you make sure to mention them.
Name: Richa Aggawal richaagg@andrew.cmu.edu
Interests: I am flexible wid the topics. Anybody looking for a partner, please contact me.
Name: Adam Hartman (ahartman@andrew.cmu.edu)
Interests: I'd like to work on a project related to DoS attacks on on-chip interconnect (topic #4 in the handout).
Name: Joon Ho Cho (joonhoch@andrew.cmu.edu)
Interests: Someone deleted my posting, so I write again. I am interested in cache performance, but I am flexible to any other topics. Let me know if you want to partner up with me.