

# **HeatWatch**

#### Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness

Yixin Luo Saugata Ghose Yu Cai Erich F. Haratsch Onur Mutlu



## **Storage Technology Drivers - 2018**



#### **Executive Summary**

- 3D NAND susceptible to **early retention errors** 
  - Charge leaks out of flash cell quickly after programming
  - Two unreported factors: *self-recovery* and *temperature*
- We study *self-recovery* and *temperature* effects
  - Experimental characterization of *real* 3D NAND chips
  - Unified Self-Recovery and Temperature (URT) Model
    - Predicts impact of retention loss, wearout, self-recovery, temperature on **flash cell voltage**
    - Low prediction error rate: 4.9%
- We develop a new technique to improve flash reliability
  - HeatWatch
    - Uses URT model to find optimal read voltages for 3D NAND flash
    - Improves flash lifetime by 3.85x

## Outline

- Executive Summary
- Background on NAND Flash Reliability
- Characterization of Self-Recovery and Temperature Effect on Real 3D NAND Flash Memory Chips
- URT: Unified Self-Recovery and Temperature Model
- HeatWatch Mechanism
- Conclusion

#### **3D NAND Flash Memory Background**



#### Flash Wearout

#### Program/Erase (P/E) → Wearout



#### Wearout Effects:

**1. Retention Loss** (voltage shift over time)



2. Program Variation

(init. voltage difference b/w states)

#### Wearout Introduces Errors



6

**Improving Flash Lifetime** 

#### **Errors introduced by wearout limit flash lifetime** (measured in P/E cycles)

Two Ways to Improve Flash Lifetime



Exploiting the Temperature Effect

**Exploiting the** 

**Self-Recovery Effect** 



#### **Exploiting the Temperature Effect**



High Program Temperature



#### High Storage Temperature

#### **Accelerates Retention Loss**

## Prior Studies of Self-Recovery/Temperature

#### Planar (2D) NAND 3D NAND





Mielke 2006

Temperature Effect



JEDEC 2010 (no characterization)



Χ

### Outline

- Executive Summary
- Background on NAND Flash Reliability
- Characterization of Self-Recovery and Temperature Effect on Real 3D NAND Flash Memory Chips
- URT: Unified Self-Recovery and Temperature Model
- HeatWatch Mechanism
- Conclusion

#### **Characterization Methodology**

- Modified firmware version in the flash controller
  - Control the read reference voltage of the flash chip
  - Bypass ECC to get raw NAND data (with raw bit errors)
- Control temperature with a heat chamber



#### **Characterized Devices**

#### **Real 30-39 Layer 3D MLC NAND Flash Chips**



#### MLC Threshold Voltage Distribution Background



Threshold Voltage

#### **Threshold Voltage Distribution**

#### **Characterization Goal**



#### Self-Recovery Effect Characterization Results



#### Program Temperature Effect Characterization Results



Increasing program temperature from 0°C to 70°C improves program variation by 21%

#### Storage Temperature Effect Characterization Results



Lowering storage temperature from 70°C to 0°C slows down retention loss speed by 58%

#### **Characterization Summary**

#### Major Results:

- Self-recovery affects retention loss speed
- Program *temperature* affects program variation
- Storage temperature affects retention loss speed Unified Model

#### **Other Characterizations Methods in the Paper:**

- More detailed results on self-recovery and temperature
  - Effects on error rate
  - Effects on threshold voltage distribution
- Effects of recovery cycle (P/E cycles with long dwell time) on retention loss speed

## Outline

- Executive Summary
- Background on NAND Flash Reliability
- Characterization of Self-Recovery and Temperature Effect on Real 3D NAND Flash Memory Chips
- URT: Unified Self-Recovery and Temperature Model
- HeatWatch Mechanism
- Conclusion

#### Minimizing 3D NAND Errors



**Optimal read reference voltage minimizes 3D NAND errors** 

#### Predicting the Mean Threshold Voltage

# Our URT Model: $V = V_0 + \Delta V$

Mean Threshold Voltage

> Initial Voltage Before Retention (Program Variation)

Voltage Shift Due to Retention Loss

#### **URT Model Overview**



#### 1. Program Variation Component



#### 2. Self-Recovery and Retention Component





#### **URT Model Summary**

![](_page_26_Figure_1.jpeg)

## Outline

- Executive Summary
- Background on NAND Flash Reliability
- Characterization of Self-Recovery and Temperature Effect on Real 3D NAND Flash Memory Chips
- URT: Unified Self-Recovery and Temperature Model
- HeatWatch Mechanism
- Conclusion

#### HeatWatch Mechanism

- Key Idea
  - **Predict change in threshold voltage distribution** by using the URT model
  - Adapt read reference voltage to near-optimal (V<sub>opt</sub>) based on predicted change in voltage distribution

#### HeatWatch Mechanism Overview

![](_page_29_Figure_1.jpeg)

## **Tracking SSD Temperature**

![](_page_30_Figure_1.jpeg)

## **Tracking Dwell Time**

![](_page_31_Figure_1.jpeg)

- Only need to log the timestamps of last 20 full drive writes
  - Self-recovery effect diminishes after 20 P/E cycles

![](_page_31_Picture_4.jpeg)

## Tracking P/E Cycles and Retention Time

![](_page_32_Figure_1.jpeg)

## Predicting Optimal Read Reference Voltage

![](_page_33_Figure_1.jpeg)

- Calculate URT using tracked information
- Modeling error: 4.9%

![](_page_33_Figure_4.jpeg)

## **Fine-Tuning URT Parameters Online**

![](_page_34_Figure_1.jpeg)

### HeatWatch Mechanism Summary

![](_page_35_Figure_1.jpeg)

#### HeatWatch Evaluation Methodology

- •28 real workload storage traces
  - MSR-Cambridge
  - We use **real dwell time, retention time values** obtained from traces

• Temperature Model:

Trigonometric function + Gaussian noise

- Represents periodic temperature variation in each day
- Includes small transient temperature variation

#### HeatWatch Greatly Improves Flash Lifetime

![](_page_37_Figure_1.jpeg)

HeatWatch improves lifetime by capturing the effect of retention, wearout, self-recovery, temperature

## Outline

- Executive Summary
- Background on NAND Flash Reliability
- Characterization of Self-Recovery and Temperature Effect on Real 3D NAND Flash Memory Chips
- URT: Unified Self-Recovery and Temperature Model
- HeatWatch Mechanism
- Conclusion

## Conclusion

- 3D NAND susceptible to **early retention errors** 
  - Charge leaks out of flash cell quickly after programming
  - Two unreported factors: *self-recovery* and *temperature*
- We study *self-recovery* and *temperature* effects
  - Experimental characterization of *real* 3D NAND chips
  - Unified Self-Recovery and Temperature (URT) Model
    - Predicts impact of retention loss, wearout, self-recovery, temperature on **flash cell voltage**
    - Low prediction error rate: 4.9%
- We develop a new technique to improve flash reliability
  - HeatWatch
    - Uses URT model to find optimal read voltages for 3D NAND flash
    - Improves flash lifetime by 3.85x

![](_page_40_Picture_0.jpeg)

# **HeatWatch**

#### Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness

#### Yixin Luo Saugata Ghose Yu Cai Erich F. Haratsch Onur Mutlu

Paper reference:

"HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature-Awareness", HPCA 2018

<u>https://www.archive.ece.cmu.edu/~safari/pubs/heatwatch-3D-nand-errors-and-self-recovery\_hpca18.pdf</u>

## **References to Papers and Talks**

### **Our FMS Talks and Posters**

- FMS 2018
  - Yixin Luo, HeatWatch: Exploiting 3D NAND Self-Recovery and Temperature Effects
  - Saugata Ghose, Enabling Realistic Studies of Modern Multi-Queue SSD Devices
- FMS 2017
  - Aya Fukami, Improving Chip-Off Forensic Analysis for NAND Flash
  - Saugata Ghose, Vulnerabilities in MLC NAND Flash Memory Programming
- FMS 2016
  - Onur Mutlu, <u>ThyNVM: Software-Transparent Crash Consistency for</u> <u>Persistent Memory</u>
  - Onur Mutlu, <u>Large-Scale Study of In-the-Field Flash Failures</u>
  - Yixin Luo, Practical Threshold Voltage Distribution Modeling
  - Saugata Ghose, <u>Write-hotness Aware Retention Management</u>
- FMS 2015
  - Onur Mutlu, <u>Read Disturb Errors in MLC NAND Flash Memory</u>
  - Yixin Luo, Data Retention in MLC NAND Flash Memory
- FMS 2014
  - Onur Mutlu, Error Analysis and Management for MLC NAND Flash Memory

## Our Flash Memory Works (I)

- Summary of our work in NAND flash memory
  - Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu, <u>Error Characterization, Mitigation, and Recovery in Flash Memory</u> <u>Based Solid-State Drives</u>, Proceedings of the IEEE, Sept. 2017.
- Overall flash error analysis
  - Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai, <u>Error Patterns in</u> <u>MLC NAND Flash Memory: Measurement, Characterization, and</u> <u>Analysis</u>, DATE 2012.
  - Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman Unsal, and Ken Mai, <u>Error Analysis and Retention-Aware Error</u> <u>Management for NAND Flash Memory</u>, ITJ 2013.
  - Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu, <u>Enabling Accurate and Practical Online Flash Channel Modeling for</u> <u>Modern MLC NAND Flash Memory</u>, IEEE JSAC, Sept. 2016.

## Our Flash Memory Works (II)

- 3D NAND flash memory error analysis
  - Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu, <u>Improving 3D NAND Flash Memory Lifetime by Tolerating Early</u> <u>Retention Loss and Process Variation</u>, SIGMETRICS 2018.
  - Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu, <u>HeatWatch: Improving 3D NAND Flash Memory Device Reliability by</u> <u>Exploiting Self-Recovery and Temperature-Awareness</u>, HPCA 2018.
- Multi-queue SSDs
  - Arash Tavakkol, Juan Gomez-Luna, Mohammad Sadrosadati, Saugata Ghose, and Onur Mutlu, <u>MQSim: A Framework for Enabling Realistic</u> <u>Studies of Modern Multi-Queue SSD Devices</u>, FAST 2018.
  - Arash Tavakkol, Mohammad Sadrosadati, Saugata Ghose, Jeremie Kim, Yixin Luo, Yaohua Wang, Nika Mansouri Ghiasi, Lois Orosa, Juan G. Luna and Onur Mutlu, <u>FLIN: Enabling Fairness and Enhancing</u> <u>Performance in Modern NVMe Solid State Drives</u>, ISCA 2018.

## Our Flash Memory Works (III)

- Flash-based SSD prototyping and testing platform
  - Yu Cai, Erich F. Haratsh, Mark McCartney, Ken Mai, <u>FPGA-based solid-state drive prototyping platform</u>, FCCM 2011.
- Retention noise study and management
  - Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman Unsal, and Ken Mai, <u>Flash Correct-and-Refresh: Retention-</u> <u>Aware Error Management for Increased Flash Memory Lifetime</u>, ICCD 2012.
  - Yu Cai, Yixin Luo, Erich F. Haratsch, Ken Mai, and Onur Mutlu, <u>Data</u> <u>Retention in MLC NAND Flash Memory: Characterization</u>, <u>Optimization and Recovery</u>, HPCA 2015.
  - Yixin Luo, Yu Cai, Saugata Ghose, Jongmoo Choi, and Onur Mutlu, <u>WARM: Improving NAND Flash Memory Lifetime with Write-hotness</u> <u>Aware Retention Management</u>, MSST 2015.
  - Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, and Onur Mutlu, <u>Improving the Reliability of Chip-Off Forensic Analysis of NAND Flash</u> <u>Memory Devices</u>, Digital Investigation, Mar. 2017.

### Our Flash Memory Works (IV)

- Program and erase noise study
  - Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai, <u>Threshold</u> <u>Voltage Distribution in MLC NAND Flash Memory:</u> <u>Characterization, Analysis and Modeling</u>, DATE 2013.
  - Y. Cai, S. Ghose, Y. Luo, K. Mai, O. Mutlu, and E. F. Haratsch, <u>Vulnerabilities in MLC NAND Flash Memory Programming:</u> <u>Experimental Analysis, Exploits, and Mitigation Techniques</u>, HPCA 2017.
- Cell-to-cell interference characterization and tolerance
  - Yu Cai, Onur Mutlu, Erich F. Haratsch, and Ken Mai, <u>Program</u> <u>Interference in MLC NAND Flash Memory: Characterization,</u> <u>Modeling, and Mitigation</u>, ICCD 2013.
  - Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Osman Unsal, Adrian Cristal, and Ken Mai, <u>Neighbor-Cell Assisted Error</u> <u>Correction for MLC NAND Flash Memories</u>, SIGMETRICS 2014.

## Our Flash Memory Works (V)

- Read disturb noise study
  - Yu Cai, Yixin Luo, Saugata Ghose, Erich F. Haratsch, Ken Mai, and Onur Mutlu, <u>Read Disturb Errors in MLC NAND Flash</u> <u>Memory: Characterization and Mitigation</u>, DSN 2015.
- Flash errors in the field
  - Justin Meza, Qiang Wu, Sanjeev Kumar, and Onur Mutlu, <u>A</u> <u>Large-Scale Study of Flash Memory Errors in the Field</u>, SIGMETRICS 2015.
- Persistent memory
  - Jinglei Ren, Jishen Zhao, Samira Khan, Jongmoo Choi, Yongwei Wu, and Onur Mutlu, <u>ThyNVM: Enabling Software-Transparent</u> <u>Crash Consistency in Persistent Memory Systems</u>, MICRO 2015.

#### **Referenced Papers and Talks**

- All are available at
  - <u>https://www.ece.cmu.edu/~safari/pubs.html</u>
  - <u>https://www.ece.cmu.edu/~safari/talks.html</u>
- And, many other previous works on
  - Challenges and opportunities in memory
  - NAND flash memory errors and management
  - Phase change memory as DRAM replacement
  - STT-MRAM as DRAM replacement
  - Taking advantage of persistence in memory
  - Hybrid DRAM + NVM systems
  - NVM design and architecture