

Assignments	
By next class read about multi-level caching:	
• Cragon 2.6-2.7, 2.8-2.8.2, 2.8.4	
Supplemental Reading:	
– Hennessy & Patterson 5.5	
– Jouppi paper, 1990 ISCA, pp. 364-373	
<ul> <li>Homework 5 due October 7</li> <li>Lab #3 due October 9</li> </ul>	

# Where Are We Now? Where we've been: Cache data organization Cache management policies Where we're going today: Underlying SRAM technology While we're at it -- DRAM & non-volatile memory technology too Constraints on size & shape of cache arrays Sector size & block size tradeoffs Where we're going next: Multi-level caching System-level effects (context switching, *etc.*)

# **Preview**

# How SRAM works

- Memory cells
- Memory Arrays
- How DRAM & flash memory work
  - A brief aside -- preview for main memory lecture

### On-chip cache area

- Approximate area calculation
- Size tradeoffs in terms of area vs. data organization
  - Sectors
  - Blocks
  - Associativity



















# DRAM cell operation Transistor + capacitor Transistor used to access data Capacitor used to store data value (for a while, anyway) Data leaks from capacitor over time Cells must be continually "refreshed" to recharge capacitor, every few milliseconds Reading cell discharges capacitor -- data must be re-written after reading (looks like a "refresh" operation)

# **Non-Volatile Memory**

### Non-volatile memory retains information with power turned off

- Battery-backed SRAM -- battery provides standby power
- Masked ROM -- metalization contains information
- PROM -- fuses blown during programming
- EPROM -- gates charged during programming; UV light to erase
- EEPROM -- EPROM, but can use high voltage to erase
- Flash memory -- Evolution of EEPROM, only one transistor per cell

### Non-volatile memory historically used in the memory hierarchy

- "Control store" for microcoded instruction implementation
- Program memory for embedded microcontrollers
- Boot memory for larger processors (instead of front-panel/bootstrap loader)









Memory array need not be number of bits)	e a power of 2 wide (sector	rs may not be a power
Memory Array Width	Permissable	Aspect Ratio
(bits)	Sector Sizes	8 KB Cache
64	32, 64	4:1
128	32, 64, 128	2:1
256	32, 64, 128, 256	1:1
512	32, 64, 128, 256, 512	1:2
128 256 512	32, 64, 128 32, 64, 128, 256 32, 64, 128, 256, 512	4:1 2:1 1:1 1:2

# Set Size Constrained By Memory Array

## • Want entire set in a single cache memory array row

- Row must hold data, tags, flags for all blocks in an entire set
- Simultaneous tag access for set-associative compare
- Simultaneous data access so it is ready to be selected at word demuxers

### • For highly associative caches can use tricks

- Keep tags+flags in a separate memory array with entire set in same row
- Use address bits to split large blocks among memory rows



# **Cache Area Factors**

## • Area is sum of data and overhead

- Data bit area
- Tag+flag bit area
- Overhead area (decode logic, sense amps, drivers, mux/demux)
- Many memories "want" to be square or near-square (*i.e.*, not skinny/flat)
  - Balances area overhead for address decoder & sense/drive circuits
  - Balances capacitive load on row & column lines
- For following models, assume an integral number of sets per row...



# S2 KB cache Write back; unified; assume 32-bit total virtual address size S = 256 sets of 8 sectors \* 16 data bytes/sector = 32KB in cache 8 address bits needed for 256 sets A = 8 sectors per set X = 1 block / sector B = 16 bytes + 2 flags = 130 bit block size (bits), including flags 4 address bits needed for 16 bytes T = 32-4-8 = 20 address bits tag size (bits), + 3-bit LRU counter per sector = 23 R = 1 set per row (can try with various integer powers of 2) Assume V = Z = 10; periphery overhead costs 10 row/column cell equivalents W<sub>idth</sub> = R \* A \* (T + B\*X) + V = 1 \* 8 \* (23 + 130\*1) + 10 = 1234 H<sub>eight</sub> = (S / R) + Z = (256/1) + 10 = 266 Area = W \* H = 328,244 memory cell equivalents



Interpreting DTMR Area Example
<ul> <li>DTMR "wants" a short, fat aspect ratio</li> </ul>
• DTMR is (approximated by) 8-way set associative
• 8-way set associative; 32 KB cache; 16 bytes/sector
- 256 sets of 1224 bits; 1 set per row; aspect ratio ~ 1 : 4.8
• 2-way & 4-way set associative have aspect ratios closer to square
<ul> <li>Block size increasing is good to a point</li> </ul>
Reduces tag overhead until aspect ratio overhead dominates at 64-byte block
This doesn't account for traffic ratio increases
<ul> <li>4-way set associativity or direct mapped look interesting</li> </ul>
• BUT: any less than 8-way set associative requires virtual memory pages > 4 KB (12 bits used in cache addressing means 12 untranslated bits available)
<ul> <li>Policy changes &amp; split cache make little size difference</li> </ul>
• Policy affects few bits
• Split cache mostly adds a second decoder overhead, but buys doubled bandwidth



# **On-Chip Cache Geometry Tradeoffs**

### Associativity

- · Low associativity helps aspect ratio for smaller (L1-sized) caches
- · Low associativity decreases tag size and LRU counter size
- · High associativity helps ease virtual memory page size constraint

## Sector size

- Small sectors help aspect ratio if highly associative
- Large sectors reduce tag overhead
- Multiple blocks per sector benefit from reduced tag overhead per block

# Split Cache

- Unified cache may have lower overhead cost (don't need 2 address decoders)
- Split cache relieves virtual memory page size pressure by 1 bit
- Policy choices have less, but non-zero, area cost
  - · LRU requires counters; random needs only one LFSR for whole cache
  - Write back requires dirty bit



# Review

# Memory technology selection involves tradeoffs

- Speed+bandwidth vs. size
- Volatility/power/lifetime

# • Cache memory array area involves:

- Aspect ratio limits
- Sectors
- Blocks
- Associativity

