





Assignments By next class read about Fault Tolerance: Cragon pp. 278-283 Siewiorek & Swarz handouts Supplemental reading: Hennessy & Patterson 6.5 Koopman & Siewiorek 5.7 IBM Tech. Note: Fault Tolerance and DRAMS Homework 11 due Monday, November 30 Test #3 Wednesday December 2 In-class review Monday November 30 More like test #2 than test #1 (*i.e.*, system-level, multi-concept problems)

Preview Virtual Caches Design issues and solutions of virtual caches Multiprocessor Consistency When does a memory write show up at another CPU? A programming model Multiprocessor Coherence How are memory accesses coordinated among CPUs? A mechanism Performance & Software Shared resources and spin locks Cache aligning data structures
















Consist	ency		
	ncy addresses WHEN a p processors touch a memory le		ees an update to memory at happens?
• The ou	ag on the consistency mod he conditional statement tcome depends on consistence is no single "correct" behavio	for zero va cy model	
CPU 1	I Executes:	CPU 2	Executes:
P1:	A = 0; A = 1;	P2:	B = 0; B = 1;
L1:	A = 1; if (B == 0)	L2:	B = 1; if (A == 0)



Sequential Consistency (Strong Ordering)

Requirements:

- All memory operations appear to execute one at a time
- · All memory operations from a single CPU appear to execute in-order
- All memory operations from different processors are "cleanly" interleaved with each other (serialization)
 - Delay all memory accesses until invalidates are done.
- Sequential consistency forces all reads and writes to shared data to be atomic
 - Once begun, the memory operation can't be interrupted or interfered with
 - · Resource is locked and unusable until operation is completed



Sequential Consistency Problems Can't use important hardware optimizations Problem with anything that interferes with strict execution order Write buffers, Write assembly caches, Non-blocking caches... Not a problem with uniprocessors May not be able to use important software optimizations If you want to be really strict about it, source code must execute as-is, so no: Code motion, register allocation, eliminating common subexpressions... Same problem exists with uniprocessor concurrency Relaxed memory consistency models: Permit performance optimizations BUT, require programmer to take responsibility for concurrency issues

Total Store Ordering

Relaxed Consistency

- Stores must complete in-order
- But, stores need not complete before a read to a given location takes place

Allows reads to bypass pending writes.

- Store buffers allowed!
- But, writes **MUST** exit the store buffer in FIFO order.

• Problem: Other CPUs don't check the store buffer for data.

- So, a read from CPU #2 might not see that data has "already" been changed by CPU #1
- · Synchronization of some sort required before reading potentially shared data

Partial Store Ordering

Even more relaxed consistency

- Stores to any given memory location complete in-order
- · But, stores to different locations may complete out of order
- · And, stores need not complete before a read to a given location takes place
- Like total store ordering, but ordering concept applied only on a per-location basis

Additional Problem: Spin locks may not work

- Modifying a shared variable involves:
 - Writing to the variable's memory location
 - Changing the spin lock value to "available"
 - But, what if the spin lock write completes before the variable write?
- Solution: hardware must support some sort of barrier synchronization
 - All CPUs wait at barrier until global memory state is synchronized
 - Release spin lock only after barrier synch.

Weak Consistency


• Really relaxed consistency

- Anything goes, except at barrier synchronization points
- Global memory state must be completely settled at each synchronization
- Memory state may correspond to *any* ordering of reads and writes between synchronization points

Permits fastest execution

• But, managing concurrency is entirely the programmer's responsibility

MULTIPROCESSOR CACHE COHERENCE



Coherence for multiprocessors

- · One CPU may change memory location already cached by another CPU
 - Intentional changes to shared data structures
 - Accidental changes to variables inhabiting the same cache block
- Shared variables may be used for intentional communication
 - So, coherence protocol performance may matter a lot


Snooping vs. Directory-Based Coherence

Snooping Solution (Snoopy Bus):

- (Solution useful for smaller systems, including uniprocessor DMA problem)
- Send all requests for data to all processors
 - Processors snoop to see if they have a copy and respond accordingly
 - Requires broadcast, since caching information is at processors
- Works well with bus (natural broadcast medium)
 - But, scaling limited by cache miss & write traffic saturating the bus
- Dominates for small scale machines (most of the market)

Directory-Based Schemes

- (Scalable Multiprocessor solution)
- Keep track of what is being shared in a directory
- Distributed memory => distributed directory (avoids bottlenecks)
- · Send point-to-point requests to processors



An Example Snoopy Protocol


- Invalidation protocol, write-back cache
- Each block of memory is in one state:
 - Clean in some subset caches and up-to-date in memory
 - OR Dirty in exactly one cache
 - OR Not in any caches

• Each cache block is in one state:

- Shared: block can be read
- OR Exclusive: cache has only copy, its writeable, and dirty
- · OR Invalid: block contains no data

Read misses: cause all caches to snoop

Writes to clean line are treated as misses



	PI		1	P2	1		Bus	1		1	Memo	ry
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Valu
P1: Write 10 to A1					_							
P1: Read A1 P2: Read A1					+					-		
F2. Keau A1		-	<u> </u>		-							
P2: Write 20 to A1												
P2: Write 40 to A2		_										

Snoopy P	rotoc	1 10:	LXa	mp	le							
							_		_			
	PI			P2			Bus				Memo	
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Valu
P1: Write 10 to A1	<u>Excl.</u>	<u>A1</u>	<u>10</u>		_		<u>WrMs</u>	P1	A1	-		
P1: Read A1												
P2: Read A1		-		+	-					-		
				+		-				+		
P2: Write 20 to A1												
P2: Write 40 to A2												
					-							
	As	ssume	es A1	and A	2 map	to sa	ime ca	iche t	block			


	<i>P1</i>			P2			Bus				Memo	
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Valu
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>	-	-	-	<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10		-							
P2: Read A1				-	-							
				1	-							
P2: Write 20 to A1												
P2: Write 40 to A2												
-												


2: Write 40 to A2 10	Snoopy Pi	rotoc	ol I	Exa	mpl	e							
step State Addr Value State Addr Value Atdr Value Atdr Value Addr Value Value Addr Value <													
step State Addr Value State Addr Value Atdr Value Atdr Value Addr Value Value Addr Value <													
step State Addr Value State Addr Value Atdr Value Atdr Value Addr Value Value Addr Value <													
step State Addr Value State Addr Value Atdr Value Atdr Value Addr Value Value Addr Value <													
step State Addr Value State Addr Value Atdr Value Atdr Value Addr Value Value Addr Value <													
step State Addr Value State Addr Value Atdr Value Atdr Value Addr Value Value Addr Value <													
step State Addr Value State Addr Value Atdr Value Atdr Value Addr Value Value Addr Value <													
step State Addr Value State Addr Value Atdr Value Atdr Value Addr Value Value Addr Value <													
I: Write 10 to A1 Excl. A1 10 WrMs P1 A1 A1 P1: Read A1 Excl. A1 10 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1.1.1</td> <td>-</td> <td></td> <td></td> <td></td> <td></td>								1.1.1	-				
P1: Read A1 Excl. A1 10 Image: Constraint of the state of			+	+	State	Addr	Value				Value	Addr	Valu
P2: Read A1 Shar. AI RdMs P2 A1 M Shar. A1 10 WrBk P1 A1 10 I0 Shar. A1 10 Shar. A1 I0 RdDa P2 A1 10 I0 Swrite 20 to A1 Shar. A1 I0 RdDa P2 A1 10 10 Swrite 20 to A1 Shar. A1 I						-		wrivis	PI	AI			
Shar. A1 10 WrBk P1 A1 10 10 Shar. A1 10 RdDa P2 A1 10 10 Write 20 to A1 Shar. A1 10 RdDa P2 A1 10 10 Write 20 to A1 Shar. A1 10 10 10 10 Write 40 to A2 Shar.		EXCI.	AI	10	Shar	41		RdMs	P2	Δ1			
Shar. A1 10 RdDa P2 A1 10 10 2: Write 20 to A1 10 </td <td>12. Kedu Al</td> <td>Shar</td> <td>A1</td> <td>10</td> <td>Snur.</td> <td><u>A1</u></td> <td></td> <td></td> <td>-</td> <td></td> <td>10</td> <td></td> <td>10</td>	12. Kedu Al	Shar	A1	10	Snur.	<u>A1</u>			-		10		10
2: Write 20 to A1 10 2: Write 40 to A2 10		<u>onar.</u>		10	Shar.	A1	10			-	-		
	P2: Write 20 to A1												10
	P2: Write 40 to A2												10
													10
		A3	sume	55 A I		z map	10 30			JUCK			
Assumes A1 and A2 map to same cache block													
Assumes AT and Az map to same cache block													
Assumes AT and Az map to same cache block													
Assumes AT and Az map to same cache block													
Assumes AT and Az map to same cache block													

	PI	1	Т	P2	Т	1	Bus	Т	Τ	Τ	Memo	orv
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				<u>Shar.</u>	<u>A1</u>		<u>RdMs</u>	P2	A1			
	<u>Shar.</u>	A1	10				<u>WrBk</u>	P1	A1	10		<u>10</u>
				Shar.	A1	<u>10</u>	<u>RdDa</u>	P2	A1	10		10
P2: Write 20 to A1	Inv.			Excl.	A1	<u>20</u>	<u>WrMs</u>	P2	A1			10
P2: Write 40 to A2												10
			Γ	T	Τ	T			Τ	Τ	T	10

Snoopy Pi	rotoc	ol I	Txa	mnl	e							
Juoopy 11			JAU.	mp								
	<i>P1</i>			P2		1	Bus				Memo	orv
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>			1	WrMs	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	<u>Shar.</u>	A1	10				<u>WrBk</u>	P1	A1	10		<u>10</u>
				Shar.	A1	<u>10</u>	<u>RdDa</u>	P2	A1	10		10
P2: Write 20 to A1	Inv.			Excl.	A1	<u>20</u>	<u>WrMs</u>	P2	A1			10
P2: Write 40 to A2							<u>WrMs</u>	P2	A2			10
				Excl.	<u>A2</u>	<u>40</u>	<u>WrBk</u>	P2	A1	20		<u>20</u>
	As	sume	es A1	and A2	2 map	to sa	ame ca	iche b	block			







Do Caches Work In Multiprocessors?

• Basic cache functions are still a "win":

- · Caches reduce average memory access time as long as there is locality
 - Memory can "self-organize" by migrating pages to cluster where data is being used
- · Caches filter memory requests
 - Significantly reduce bus traffic on single-bus model

• But, there are new challenges:

- Software must account for consistency model on any multiprocessor
 - Tradeoff of software complexity vs. performance with relaxed consistency model
- A new cache "C" is revealed -- Coherence misses
 - Two processes on two CPUs could cause data to migrate back and forth, causing cache misses because the data is being used frequently (rather than because it is used infrequently)

REVIEW

Review

Virtual Caches

- TLB access not required for L1 cache; relaxes address limit for L1
- But, introduces potential problems with coherence

Multiprocessor Consistency

- Sequential consistency
- Total Store Ordering
- Partial Store Ordering

Multiprocessor Coherence

- Snooping vs. directory
- Snoopy Cache protocol example

• UMA/NUMA