

Assignments
By next class read about Main Memory Performance:
• Cragon 5.1.6 - 5.1.7
• Fast DRAM article from EDN (Feb. 1997)
Supplemental Reading:
<ul> <li>Siewiorek &amp; Koopman 5.2.2</li> </ul>
<ul> <li>Homework 7 due October 21</li> <li>Lab 4 due October 23</li> </ul>
<ul> <li>Test #2 Wednesday October 28</li> </ul>
Emphasizes material since Test #1
In-class review Monday October 26
Closed book, closed notes; bring erasers, sharpened pencils, calculator



# **Preview**

### • DRAM chip operation

- · Constraints on minimum memory size vs. performance improvement techniques
- Increasing memory bandwidth
  - Burst transfers
  - Interleaved access
  - Some of these techniques help with latency as well





## **Main Memory**

• Main Memory is what programmers (think they) manipulate

- Program space
- Data space
- Commonly referred to as "physical memory" (as opposed to "virtual memory")
- Typically constructed from DRAM chips
  - Multiple clock cycles to access data, but may operate in a "burst" mode once data access is started
  - Optimized for capacity, not necessarily speed

### Latency -- determined by DRAM construction

- · Shared pins for high & low half of address to save on packaging costs
- Typically 2 or 3 bus cycles to begin accessing data
- Once access initiated can return multiple data at rate of datum per bus clock

# **Main Memory Capacities**

### Main memory capacity is determined by DRAM chip

- At least 1 "bank" of DRAM chips is required for minimum memory size (*e.g.*, 4 Mbit chips arranged as 4 bits wide (1 Mbitx4) require 16 chips for a 64-bit bus --- <u>8 Mbyte</u> minimum memory size)
- Multiple banks (or bigger chips) used to increase memory capacity

### Bandwidth -- determined by memory word width

- Memory words typically same width as bus
- Peak memory bandwidth is usually one word per bus cycle
- Sustained memory bandwidth varies with the complexity of the design
  - Sometimes multiple banks can be activated concurrently, exploiting "interleaved" memory
- Representative main memory bandwidth is 500 MB/sec peak; 125 MB/sec sustained







DRAM chip operation			
<ul> <li>Row Address Select (RAS)</li> <li>Present first half of address to DRAM of Use to read row from memory array</li> </ul>	RAS#	RAS.L	
<ul> <li>Column Address Select (CAS)</li> <li>Present second half of address to DRAI</li> <li>Use to select bits from row for read/write</li> </ul>	CAS# M chip te	CAS.L	
<ul> <li>Cycle time</li> <li>RAS + CAS + rewriting data back to ar</li> </ul>	ray		
<ul> <li>Refresh cycle</li> <li>Access to refresh capacitors</li> <li>Needed every few milliseconds (say, 64)</li> </ul>	4 msec); varies with	ı chip	







# **INCREASING DRAM BANDWIDTH**

Part 1 of 2 --Exotic DRAM components are in next lecture



# Concurrency To Speed Up DRAM Accesses Parallelism: wider paths from cache to DRAM

- Taranensiii. which paths from cache to DKA
  - Provides high bandwidth and low latency
  - Increases cost

### • **Pipelining:** pipelined access to DRAM

- · Can provide higher bandwidth with modest latency penalty
- Often a cost-effective tradeoff, since cache is already helping with latency on most accesses

### Replication: more than one bank of DRAM

- Can start accessing second DRAM bank while first DRAM bank is refreshing row
- · Can initiate accesses to many DRAM banks, then read results later



# **Exploiting DRAM Spatial Locality**

### Multiple CAS cycles for single RAS

- Can access multiple bits from same row without refreshing cells, since all bits are latched at sense amps
- Permits slow access to initial word in DRAM, followed by fast access to subsequent words
- A good match to servicing cache misses with block size > transfer size

### Various modes:

- Nibble mode: DRAM provides several bits sequentially for every RAS
- Fast Page mode: DRAM row can be randomly addressed with several CAS cycles
- Static column: Same as page mode, but asynchronous CAS access



# • Use fast page mode, etc., to read several words over a modest width DRAM bank • Can provide higher bandwidth with modest latency penalty • Often a cost-effective tradeoff, since cache is already helping with latency on most accesses



# **Cache on a Shoestring**

### • Use page or static column DRAM operation as cache

- RAS access analogous to "cache miss" that moves data from DRAM array into row buffer
- CAS cycles analogous to "cache hit" the provides quick access when spatial locality is present (*i.e.*, accesses all to single row of DRAM)
  - Want DRAM controller to keep chip in column access mode unless row address changes; a good trick for high-end systems too
- Acts as a one-block cache of block size = DRAM row size

### AMD 29000 used this technique

- Targetted for moderately cost-sensitive applications (*e.g.*, laser printers)
- Used branch instruction buffer to hide RAS latency when taking a branch

### Keep in mind for single chip CPU+DRAM

- Wide DRAM row size can be fed to instruction buffer
- · DRAM row can provide wide data input to parallel functional units





# **Interleaved Bandwidth Increase**

### Banks take turns supplying data

- Permits pipelining address and data
- Equivalent performance to page mode access of DRAM
- Address x is in bank  $x \mod b$  where b is number of banks





• For example, ping-ponging between two banks hides end of cycle time





# Practical Limits -- Minimum Memory Size Minimum memory size can be a cost constraint on all but the biggest systems Assume 64-bit data bus; 64 Mbit DRAMs in 1-bit wide configuration 64-bit DRAM module will have 64 chips with 512 MB of DRAM Assume 8-way interleaving Minimum system size is 64 x 8 = 512 DRAMs = 4 GB of DRAM Memory can only be added in 4 GB chunks More importantly (and independent of current technology): minimum # DRAM chips = (# memory banks \* access width) / DRAM chip width Cost-effective interleaving solutions Use wide DRAM chips (8-bit wide means <sup>1</sup>/<sub>8</sub> as many chips as 1-bit wide) Permit smaller interleave factors on low-end machines (expanded memory gives larger interleave factors Use multiple cycles in page mode to retrieve data (Titan trick discussed later)



# Review

### • Main memory tradeoffs

- DRAM optimized for capacity more than for speed
- Exploit DRAM operation to provide bandwidth (*e.g.*, fast page mode)
- Minimum possible DRAM size can be a cost constraint

### Interleaved memory access

- Helps with latency by hiding refresh/rewrite time & reducing access conflicts
- Multiple banks can provide multiple concurrent accesses