


Assignments	
Read about tuning software for speed:	
• Cragon 2.8.3	
• Supplemental	
<ul> <li>Re-read Hennessy &amp; Patterson pp. 405-410</li> </ul>	
– Lam et al., 1991 ASPLOS paper	
– Uhlig, et al., 1995 ISCA paper	
- Intel architecture reference manual section 3.5	
<ul> <li>Homework 7 due October 21</li> </ul>	
Lab 4 due October 23	



# **Preview**

### • Why isn't SPECmark cache performance the last word?

- Understand why operating system can degrade cache performance
- · Understand how multitasking can increase conflict misses
- Understand how code bloat affects cache performance

# **SPECmarks Give Optimistic Cache Performance**

### Operating system software


- SPECmarks only spend 2%-3% of time in operating system
- GUI and file-intensive software may spend 20%-40% of time in OS
- OS has different characteristics than SPEC code
  - More branches (poor spatial locality)
  - Fewer loops (poor temporal locality)


### Multiprogramming

- · Has effect of periodically flushing some or all of cache, increasing miss rate
  - Multi-tasking
  - Interrupts
- "Transaction processing" involves many short program executions

### Modern software practices and "code bloat"

- Complex, layered interfaces
- Modularization of traditional software
- · Dispersed object-oriented methods






# **Concept In Real Life:**

- Suppose you're spending a Saturday repainting your house (with oilbased paint, no less).
  - You get a phone call from your boss saying you have a meeting with an important client in 1 hour, and you'd better get in to work in a suit
  - What is the cost of this context switch beyond simply changing clothes?

• What would it be called if it happens again 15 minutes after you get home and start painting again?




# **Q-Factor**


- Q = average number of instructions executed between task switches
- Small Q means frequent task switching
  - Not much time for temporal locality to take effect
  - Increases system responsiveness at cost of higher task switch overhead


### • Large Q means tasks run a long time between switching


- Temporal locality can be exploited
- · Reduces responsiveness of system, but lower task switch overhead



Warm Caches
<ul> <li>Warm cache has suffered from little interference</li> <li>Extreme of warm cache is one with no task switching at all (very high Q)</li> </ul>
<ul> <li>Cache stays warm if:</li> <li>Cache is big enough to capture working sets of all tasks</li> <li>There are few conflicts         <ul> <li>Set associativity reduces conflicts</li> <li>Linker/loader or virtual memory mapping may reduce conflicts by biasing each task to a different group of sets</li> </ul> </li> <li>Tasks run for "a long time"</li> </ul>







# **Transactions -- A Challenge**

### Transactions


- Very short applications ("transactions") loaded on demand
- Tend to touch data a small number of times
- Short transactions don't have much chance to benefit from temporal locality
  - High number of compulsory misses, no loops, touches data only once
  - $-\,$  In contrast to engineering/scientific workload, which has many loops
- Large caches may not help much if most misses are compulsory!

### Example: automatic teller transaction


- Read current balance
- Subtract withdrawal
- Write new balance
- Move on to next transaction


### Future challenge: "active data"

· Message data carries program with it; executed once when received



# **The True Cost of Context Switching Fraditionally, cost of context switching is considered to be:**Processing timer interrupt OS scheduling Register save Register restore **BUT, cost of cache conflicts can be significant**0.51% to 7.1% speed penalty measured by Mogul & Borg, 1991 **The TRUE process state that might be lost includes:**CPU information (branch prediction, buffers, speculative execution results) Cache contents TLB contents Virtual memory pages resident in memory Disk cache contents






OS Structure Affects I-Cache Misses							
	Execution Time (%)		Со	Components of CPI			
Benchmark	USER	OS	I-cache (CPI <sub>instr</sub> )	D-cache (CPI <sub>data</sub> )	Write (CPI <sub>write</sub> )		
IBS (Mach 3.0)	62%	38%	0.36	0.28	0.16		
IBS (Ultrix 3.1)	76%	24%	0.19	0.30	0.11		
SPECint92	97%	3%	0.05	0.08	0.06		
SPECfp92	98%	2%	0.05	0.44	0.13		

[Uhlig et al. 1995]

### Mach 3 is a micro-kernel system -- significantly poorer I-cache performance than Ultrix 3.1

- Embedded RTOS may use microkernels to reduce required memory image
- IBS is an instruction-intensive benchmarks (discussed later)



## **Modern Software Practices Can Reduce Locality**

 Many techniques trade hardware resources for programmer productivity...

#### Complex, layered interfaces

- GUI application program interfaces (instead of writing to video RAM)
- Protocol stacks (instead of writing bits to network)
- Binary-to-binary translation (to run "WinTel" executables and legacy code)

### Modularization & layering of traditional software

- Code re-use; off-the-shelf software components
- Design for change, information hiding

Object-oriented methods

· Organizing software by objects instead of by sequential actions disperses code


### **Potential Problems With Object-Oriented SW**


### Poor spatial locality

- Methods grouped by object type instead of by flow-of-control
- · Lack of sequentiality -- block size
  - Large blocks may not work well in I-cache if short routines are called (could be many unused bytes in fetched I block)
- Lack of spatial locality -- TLB entries
  - If every method is in a different page, may need many TLB entries
- · Lack of spatial locality -- conflict misses/associativity
  - Fragmented code may not disperse evenly across the entire cache
  - Could get increase in conflict misses; might need higher degree of associativity

### Potential solutions:

- · Compiler in-lining at cost of increased program size
  - Linker in-lining for libraries?
  - Causes "code bloat"
- · Adjust hardware -- smaller blocks; more TLB entries; increased associativity





## Review

### • SPECmarks may not be representative of system performance

- Operating system and other software has different locality characteristics
- · Multitasking can increase conflict misses by evicting cache blocks
- · Modern software practices may have poor locality

# **Key Concepts**

- Latency
  - Latency penalty for context switching can be high
- Bandwidth
  - Bandwidth can help for storing and loading state
    - e.g., Save/restore entire cache contents on task switch?
- Concurrency/Replication
  - Perhaps have two separate caches for OS & User states?

### Balance

• Need to balance amount of system state for context switching against speedup from caching techniques