

Assignments
 By next class read about associativity:
• Cragon pg. 166-174
 Homework 3 due Wednesday September 16
 Lab 2 due Friday September 23

Where Are We Now? Mere we've been: Physical memory hierarchy -- size vs. speed Virtual memory hierarchy -- mapping Where we're going today: Details of data organization Split vs. Unified caches Block size tradeoffs Where we're going next time: Associativity Data management policies

Why Not Use a Huge Cache? (Revisited)

• L1 is generally implemented as on-chip cache

- Going off-chip takes longer than staying on-chip
- Slows down with address fanout, chip select, data bus drive for off-chip

Area

• On-chip cache must share chip with CPU; limits size to an extent

Address translation

• Bits available to address cache usually limited to those not mapped by virtual memory

Compulsory misses may dominate anyway

- Caches bigger than program+data size (working set) don't help
- · Transaction processing has small working sets with short lives



Preview
 Design Target Miss Rates
A conservative starting point for designs
• Split vs. Unified Caches
• I-cache
• D-cache
Unified Cache
♦ Sectors & Blocks
• Bigger is better
Except when bigger is worse



DTMR Overview

- 1985 ISCA paper by Smith, updated by Flynn in his book
 - Conservative estimate of expectations
- Idea is baseline performance data to estimate effects of changes in baseline cache structure
 - Unified cache
 - Demand fetch
 - Write-back
 - LRU replacement
 - Fully associative for large blocks; 4-way set associative for 4-8 byte blocks
- The numbers are, in some sense, a convenient fiction
 - Cache performance depends on workload and detailed machine characteristics
 - But, DTMR is useful to develop intuition









Diminishing Returns

• Even for "well behaved" programs you get diminishing returns by increasing cache size

- baseline DTMR data for 8x cache size increases:
 - 20% miss ratio with 1 KB cache
 - 7.5% miss ratio with 8 KB cache -- 2.7x improvement for 8x size increase
 - 3% miss ratio with 64 KB cache -- 2.5x improvement for 8x size increase
 - 1.5% miss ratio with 512 KB cache 2.0x improvement for 8x size increase+
- And, of course, larger memory arrays will cycle more slowly...

Prediction:

- Eventually cache memory will run out of steam, and we'll need some other technology to bridge the main-memory/CPU speed gap
- But, that's a problem for another course...

INSTRUCTION CACHE

	SPARC Integer	SPARC Floating Point	MIPS Integer	MIPS Floating Point	IBM S/360	VAX	Average
Instruction	.79	.80	.76	.77	.50	.65	.71
Data Read	.15	.17	.15	.19	.35	.28	.22
Data Write	.06	.03	.09	.04	.15	.07	.07
InstructionsData Read		~71% ~22%					
Data Read		~22%					
• Data V	Vrite	~~//O					















Branch Target Cache Special I-cache -- holds instructions at branch target Used in AMD 29000 to make most of very small I-cache, no D-cache Embedded controller; low cost (*e.g.*, laser printers) Hides latency of DRAM access In-line instructions fetched in page mode from DRAM Branching causes delay for new DRAM page fetch Branch Target Cache keeps instructions flowing during DRAM access latency Used in conjunction with branch prediction strategies AMD 29000 predicts branch taken if BTC hit; otherwise keeps fetching in-line Branch prediction details beyond scope of this course





Approxim	nately 75%	6 of data a	accesses	reads			
Approxim	ately 25%	5 of data a	accesses	writes			
		SPARC		MIPS			
	SPARC	Floating	MIPS	Floating	IBM		
	Integer	Point	Integer	Point	S/360	VAX	Average
Instruction	.79	.80	.76	.77	.50	.65	.71
Data Read	.15	.17	.15	.19	.35	.28	.22
Data Write	.06	.03	.09	.04	.15	.07	.07

• The two data elements probably aren't in same cache block



Special Data Caches Translation Lookaside Buffer Stores address translation information between virtual and physical addresses "Stack Cache" used by CRISP processor (a.k.a. Hobbit chip) Kept top of activation record stack for C programs in small on-chip cache 32-word cache gave 19% data hit rate Memory-to-memory addressing model One way of looking at it is hardware-managed instead of compiler-managed register allocation



Concept In Real Life...

• Name a real-life situation that is analogous to a split cache situation

- There should be a distinction between the sides of the "split"
- Have you noticed problems with load-balancing?



UNIFIED CACHE

Split or Unified Cache?

• Split cache

- Separate I-cache optimized for Instruction stream
- Separate D-cache optimized for read+write
- Can independently tune caches
- Provides increased bandwidth via replication (2 caches accessed in parallel)

Unified cache

- Single cache holds both Instructions and Data
- More flexible for changing instruction & data locality
- No problem with instruction modification (self-modifying code, etc.)
- Increased cost to provide bandwidth enough for instruction+data every clock cycle
 - Need dual-ported memory or cycle cache at 2x clock speed
 - Alternately, can take an extra clock for loads/stores for low cost designs; they don't happen for every instruction



Falling out of favor for L1 caches, but common for L2 caches









Why Large Sectors & Blocks?						
٠	Reduced cost for tags					
	Words per sector determines pro-rated overhead for tags					
٠	Large sector size					
	• Fewer tags needed					
	• But, fewer unique locations to place data					
	- P _{miss} tends to increase to extent that spatial locality is poor					
٠	Large blocks					
	Fewer valid/dirty/shared bits needed					
	Exploits burst memory transfer modes					
	Provides bandwidth for I-fetching					
	 Multiple instruction fetch for superscalar 					
	 Instruction queue load of multiple words 					
	64-bit or larger blocks provides double float load/store bandwidth					
	• But, cache misses consume more fetch/store bandwidth (cache memory pollution)					













Blocks Elsewhere

Virtual Memory System

- Page » Sector with 1 block
- Large page may waste memory space if not fully filled
- Small page has high overhead for address translation information (*e.g.*, requires more TLB entries for programs with good locality)

Disk Drives

- File system cluster (in DOS) » Cache Sector
- Disk Sector » Cache block
- Large sector size promotes efficient transfers, but wastes space with partially filled or only slightly modified sectors.

REVIEW

Review

Design Target Miss Rates

• A conservative starting point for designs, but a bit dated

Instructions and Data have different caching needs

- I-cache: prefetching, branches, "read-mostly"
- D-cache: writes, poorer locality
- Split cache gives bandwidth, unified cache gives flexibility

Cache sectors & blocks aren't quite the same

- Sectors account for amortized overhead of tags vs. miss rate
- Block lengths are determined by data transfer widths and expected spatial locality

Sectors & Blocks

- Bigger is better -- when there is spatial locality
- Smaller is better -- when there isn't enough spatial locality
 - Conflict misses when too few sectors in the cache
 - Traffic ratio goes up if not enough words are actually used from each block

Key Concepts

Latency

• It's pretty easy to get speedup by buffering instructions, even without a cache

Bandwidth

- Split I- & D- caches increase bandwidth, at cost of loss of flexibility
- Larger blocks exploit any high-bandwidth transfer capabilities

Concurrency

· Split caches & split TLBs double bandwidth by using concurrent accesses

Balance

· Block size must balance miss rate against traffic ratio