1. Do as soon as possible (15%)

a. The ASAP dataflow graph is shown below:

```
  in  3  x2  x3  y
   +   +
   >>  
  x1  
   +
   y  yold
   >>
  delta  y  x2  x3  out
```

b. Assuming one ALU is available in the datapath, there are 5 states needed, if each operation takes one state in an FSM.

c. If shifting and addition/subtraction can be done in one clock cycle, the graph can be scheduled in 3 states, as shown below.

```
in  3  x2  x3  y
  +>>  +
  x1  
   +
y  yold
  >>
delta  y  x2  x3  out
```

d. Physical events:

```
delta <= >> 1
setting y
out <= y;
setting x2 and x3
```

Some examples of the logical events:
setting of x1 \((x1 = (in + 3) >> 1;\) seems like only used within)
setting yold \((yold = y\)
calculating \(y - yold\)
calculating \(x1 + x2 + x3\).

2. Slow multipliers

(a).

(b). 8 registers (calculated as the maximum number of DISTINCT lines crossing any dotted line). See the bold line in the above figure. Here \(u*dx\) is only counted once.

c. We can use pipelined multipliers in the case when there is only one multiplier available, by serializing the multiplies. 9 registers are needed, as shown below (see the bold line). Note that two multipliers can’t share any one clock cycle if they have data dependencies.
3. Does anyone know what time it is?  

The outputs of these systems could be different, even if we clock them at the same rate and give them the same sequences of inputs. While simulating the cycle-accurate model, the combinational logic is assumed to take zero time. However, the gate-accurate model has delays between each gate. So, if InputA were to change a very small amount before the clock edge, the cycle-accurate module would always use the new value. The gate-accurate model could only use the value if it were able to propagate through its gates quickly enough to reach the register before the edge.

4. Not the p18240 Again …

Here is the code.

```verilog
module p18360;

reg [15:0] mem[0:999];
reg [15:0] MAR, MDR, PC, IR, SP;
reg [16:0] temp;
reg [15:0] regs[0:7];
reg Z, N, C, V;
reg [9:0] cycle;
reg clock, reset;

initial begin
$readmemh("p4_test.o", mem);

cycle = 0;
PC = 16'h0000;
N = 0;
Z = 0;
C = 0;
V = 0;

reset = 1;
#2 reset = 0;
#2 reset = 1;
clock = 0;
end

always #10 clock = ~clock;

always begin: main_loop
MAR <= PC;
@(posedge clock);
PC <= PC + 1;
MDR <= mem[MAR];
@(posedge clock);
```
IR <= MDR;
@ (posedge clock);
@ (posedge clock);

case (IR[15:6])
  `lba: begin
    MAR <= PC;
    @ (posedge clock);
    PC <= PC + 1;
    MDR <= mem[MAR];
    @ (posedge clock);
    MAR <= MDR;
    @ (posedge clock);
    MDR <= mem[MAR];
    @ (posedge clock);
    regs[IR[5:3]] <= MDR;
    N <= MDR[15];
    Z <= (MDR == 16'h0000) ? 1 : 0;
    @ (posedge clock);
  end

  `ldi: begin
    MAR <= PC;
    @ (posedge clock);
    PC <= PC + 1;
    MDR <= mem[MAR];
    @ (posedge clock);
    regs[IR[5:3]] <= MDR;
    N <= MDR[15];
    Z <= (MDR == 16'h0000) ? 1 : 0;
    @ (posedge clock);
  end

  `sta: begin
    MAR <= PC;
    @ (posedge clock);
    PC <= PC + 1;
    MDR <= mem[MAR];
    @ (posedge clock);
    MAR <= MDR;
    @ (posedge clock);
    MDR <= regs[IR[2:0]];
    @ (posedge clock);
    mem[MAR] <= MDR;
    N <= MDR[15];
    Z <= (MDR == 16'h0000) ? 1 : 0;
    @ (posedge clock);
  end

  `add: begin
    temp = regs[IR[5:3]] + regs[IR[2:0]];
    N <= temp[15];
    regs[IR[5:3]] <= temp;
    Z <= (temp == 16'h0000) ? 1 : 0;
    C <= temp[16];
Here is the test file (p4_test.o).

0c00
0015
0c09
fffc
0c24
0020
0c2d
0001
0a25
0412
0020
0e13
0602
0021
0e05
0e0d
2c00
The simulation result is too long to be included here. Please run “vlog p4.v” to see the result, or ask us for a copy.

5. State transition diagram needed (15%)

Please also see Figure 7.3 right hand side on page 224 of the textbook (fourth edition) for a better view of the solution.