18-742 Advanced Computer Architecture

Exam I

October 8, 1997

Name (please print): _____________________________________________________

Instructions:  YOU HAVE 90 MINUTES TO COMPLETE THIS TEST
               DO NOT OPEN TEST UNTIL TOLD TO START

The exam is composed of four problems containing a total of 14 sub-problems, adding up to 100 points overall. The point value is indicated for each subproblem and is roughly proportional to difficulty. Attempt all problems and budget your time according to the problem’s difficulty. Show all work in the space provided. If you have to make an assumption then state what it was. Answers unaccompanied by supporting work will not be graded. The exam is closed book, closed notes, and closed neighbors. You are on your honor to have erased any course-relevant material from your calculator. If there is a single numeric answer to a problem, please circle it so that it stands out on the page and we grade according to the answer you want to have considered as your best shot. Please print your initials at the top of each page in case the pages of your test get accidentally separated.

Good luck!
Grading Sheet

1a) (7) ___________________
1b) (6) ___________________

2a) (10) ___________________
2b) (14) ___________________

3a) (6) ___________________
3b) (9) ___________________
3c) (7) ___________________

4a) (5) ___________________
4b) (6) ___________________
4c) (6) ___________________
4d) (6) ___________________
4e) (10) ___________________
4f) (8) ___________________

TOTAL: (100) _________________

Consider two alternate caches, each with 4 sectors holding 1 block per sector and one 32-bit word per block. One cache is direct mapped and the other is fully associative with LRU replacement policy. The machine is byte addressed on word boundaries and uses write allocation with write back.

1a) (7 points) What would the overall miss ratio be for the following address stream on the direct mapped cache? Assume the cache starts out completely invalidated.

```
read 0x00
read 0x04
write 0x08
read 0x10
read 0x08
write 0x00
```

1b) (6 points) Give an example address stream consisting of only reads that would result in a lower miss ratio if fed to the direct mapped cache than if it were fed to the fully associative cache.
2. Virtual Memory and Cache Organization.

The 742LX is a uniprocessor having up to a maximum of 64 MB of addressable physical memory. The cache, virtual memory, and TLB have the following attributes:

<table>
<thead>
<tr>
<th>Cache</th>
<th>Virtual Memory</th>
<th>TLB</th>
</tr>
</thead>
<tbody>
<tr>
<td>unified</td>
<td>virtual page size is 4 KB</td>
<td>unified</td>
</tr>
<tr>
<td>physically addressed</td>
<td>virtual address space is 1 GB</td>
<td>fully associative</td>
</tr>
<tr>
<td>cache holds 20 KB</td>
<td></td>
<td>40 entries</td>
</tr>
<tr>
<td>5 way set associative</td>
<td></td>
<td>1 byte control/entry</td>
</tr>
<tr>
<td>32 Byte block size</td>
<td></td>
<td></td>
</tr>
<tr>
<td>sector size = block size</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LRU replacement</td>
<td></td>
<td></td>
</tr>
<tr>
<td>write back</td>
<td></td>
<td></td>
</tr>
<tr>
<td>byte addresses on word boundaries</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

2a) (10 points) Sketch a block diagram of how the virtual address is mapped into the physical address (assuming a TLB hit). Be sure to label exactly which/how many of the address bits go where, and how many bits are in each of the 3 fields in a TLB entry.
2b) (14 points) Given that you have the address output of a TLB and the original virtual address, sketch a block diagram of how the cache is accessed to determine whether there is a cache hit (you may ignore data access -- just indicate enough to say whether a hit or miss occurs; also include only tag fields in your picture of the cache organization). Again label exactly which/how many address bits go where and how big an address tag is.
3. Multi-Level Caches.

You have a computer with two levels of cache memory and the following specifications:

CPU Clock: 200 MHz  
Bus speed: 50 MHz

Processor: 32-bit RISC scalar CPU, single data address maximum per instruction

L1 cache on-chip, 1 CPU cycle access
- block size = 32 bytes, 1 block/sector, split I & D cache
- each single-ported with one block available for access, non-blocking

L2 cache off-chip, 3 CPU cycles transport time (L1 miss penalty)
- block size = 32 bytes, 1 block/sector, unified single-ported cache, blocking, non-pipelined

Main memory has 12+4+4+4 CPU cycles transport time for 32 bytes (L2 miss penalty)

Below are the results of a dinero simulation for the L1 cache:

```
CMDLINE: dinero -b32 -i8K -d8K -a1 -ww -An -W8 -B8
CACHE (bytes): blocksize=32, sub-blocksize=0, wordsize=8, Usize=0, Dsize=8192, Isize=8192, bus-width=8.
POLICIES: assoc=1-way, replacement=l, fetch=d(1,0), write=w, allocate=n.
CTRL: debug=0, output=0, skipcount=0, maxcount=10000000, Q=0.

Metrics (totals,fraction) Access Type:  
----------------- Total Instrn Data Read Write Misc 
Demand Fetches 10000000 7362210 2637790 1870945 766845 0    
               1.0000   0.7362  0.2638  0.1871  0.0767  0.0000  
Demand Misses  52206    8466  43740   36764    6976  0     
               0.0052   0.0011  0.0166  0.0196  0.0091  0.0000  
Words From Memory 180920
( / Demand Fetches) 0.0181
Words Copied-Back  766845
( / Demand Writes)  1.0000
Total Traffic (words) 947765
( / Demand Fetches) 0.0948
```

3a) (6 points) What is the *available* (as opposed to used) sustained bandwidth between:

- L1 cache bandwidth available to CPU (assuming 0% L1 misses)?

- L2 cache bandwidth available to L1 cache (assuming 0% L2 misses)?

- Main memory bandwidth available to L2 cache?
3b) (9 points) How long does an instruction take to execute (in ns), assuming 1 clock cycle per instruction in the absence of memory hierarchy stalls, no write buffering at the L1 cache level, and 0% L2 miss rate.

3c) (7 points) A design study is performed to examine replacing the L2 cache with a victim cache. Compute a measure of speed for each alternative and indicate which is the faster solution. Assume the performance statistics are

L2 cache local miss ratio = 0.19
Victim cache miss ratio = 0.26; and its transport time from L1 miss = 1 clock

You have instrumented only data references from the subroutine “sum_array” in the following program using Atom on an Alpha workstation (“long” values are 64 bits). The resultant data reads and writes have been run through dinero with a particular cache configuration. In this question you’ll deduce the cache configuration used.

```c
#include <stdio.h>
#include <stdlib.h>

void sum_array(int N, long *a, long *b, long *c, long *d, long *e)
{ int i;
  for (i = 0; i < N; i++)
    { *(a++) = *(b++) + *(c++) + *(d++) + *(e++); }
}

int main(int argc, char *argv[])
{ int N, offset, i;
  long *a, *b, *c, *d, *e;    /* 64-bit elements in each array */

  if (argc != 3)
    { fprintf(stderr, "Usage: test <size> <offset>\n"); exit(-1); }
  sscanf(argv[1], "%d", &N);      sscanf(argv[2], "%d", &offset);

    a = (long *) malloc(5 * ( (N*sizeof(long)) + offset) );
  b = a + N + ( offset/sizeof(long) );
  c = b + N + ( offset/sizeof(long) );
  d = c + N + ( offset/sizeof(long) );
  e = d + N + ( offset/sizeof(long) );

  sum_array(N, a, b, c, d, e);
}
```

The program was executed with a command line having successively higher values of N from 1 to 2100, and an offset value of 0. The below graph shows the number of combined data misses for each value of N.

- Bus size and word size are both 8 bytes.
- The cache has one block per sector and a block size of 128 bytes (16 words).
- Assume a completely invalidated cache upon entry to sum_array.
Some data that might be of interest are:

<table>
<thead>
<tr>
<th>N</th>
<th># Misses</th>
<th>Total Traffic (words)</th>
</tr>
</thead>
<tbody>
<tr>
<td>500</td>
<td>626</td>
<td>2516</td>
</tr>
<tr>
<td>501</td>
<td>628</td>
<td>2533</td>
</tr>
<tr>
<td>502</td>
<td>629</td>
<td>2534</td>
</tr>
<tr>
<td>503</td>
<td>630</td>
<td>2535</td>
</tr>
<tr>
<td>504</td>
<td>630</td>
<td>2520</td>
</tr>
<tr>
<td>505</td>
<td>632</td>
<td>2537</td>
</tr>
<tr>
<td>506</td>
<td>633</td>
<td>2538</td>
</tr>
<tr>
<td>507</td>
<td>696</td>
<td>3531</td>
</tr>
<tr>
<td>508</td>
<td>1020</td>
<td>8700</td>
</tr>
<tr>
<td>509</td>
<td>1277</td>
<td>12797</td>
</tr>
<tr>
<td>510</td>
<td>1597</td>
<td>17902</td>
</tr>
<tr>
<td>511</td>
<td>1853</td>
<td>21983</td>
</tr>
<tr>
<td>512</td>
<td>2079</td>
<td>25584</td>
</tr>
<tr>
<td>513</td>
<td>1862</td>
<td>22097</td>
</tr>
<tr>
<td>514</td>
<td>1606</td>
<td>17986</td>
</tr>
<tr>
<td>515</td>
<td>1288</td>
<td>12883</td>
</tr>
<tr>
<td>516</td>
<td>1032</td>
<td>8772</td>
</tr>
<tr>
<td>517</td>
<td>717</td>
<td>3717</td>
</tr>
<tr>
<td>518</td>
<td>651</td>
<td>2646</td>
</tr>
<tr>
<td>519</td>
<td>653</td>
<td>2663</td>
</tr>
<tr>
<td>520</td>
<td>652</td>
<td>2632</td>
</tr>
<tr>
<td>521</td>
<td>655</td>
<td>2665</td>
</tr>
<tr>
<td>522</td>
<td>655</td>
<td>2650</td>
</tr>
<tr>
<td>523</td>
<td>657</td>
<td>2667</td>
</tr>
<tr>
<td>524</td>
<td>658</td>
<td>2668</td>
</tr>
</tbody>
</table>

Answer the following questions, giving brief support for your answer of (unsupported answers will not receive full credit).
4a) (5 points) Ignoring overhead for the subroutine call, what is the theoretical minimum possible data total traffic (in 8-byte words) that this program has to move (combined into and out of the cache) for \( N = 500 \)?

4b) (6 points) Does the cache perform write allocation?

4c) (6 points) Assuming it is not direct mapped, does this data look like it came from an LRU replacement policy or a random replacement policy? Why?
4d) (6 points) Assume that you have a direct mapped cache. What is the best value for the input parameter offset if you want to improve performance for N=512 (“best” means the smallest value guaranteed to have 100% effectiveness for N=512).

4e) (10 points) What is the actual associativity of the cache that produced the data given? (and how did you figure that out?)

4f) (8 points) How many bytes does the cache hold (data only, not counting control+tag bits)?