SAFARI: Publications
For a more complete history, see
Prof. Mutlu's publications
list.
-
RAIDR: Retention-Aware Intelligent DRAM Refresh.
Jamie Liu, Benjamin Jaiyen, Richard Veras, Onur Mutlu.
Proceedings of the 39th International Symposium on Computer Architecture (ISCA 2012), Portland, OR, June 2012.
[ pdf ]
-
A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM.
Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, Onur Mutlu.
Proceedings of the 39th International Symposium on Computer Architecture (ISCA 2012), Portland, OR, June 2012.
[ pdf ]
-
Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems.
Rachata Ausavarungnirun, Kevin Chang, Lavanya Subramanian, Gabriel. H. Loh, Onur Mutlu.
Proceedings of the 39th International Symposium on Computer Architecture (ISCA 2012), Portland, OR, June 2012.
[ pdf ]
-
Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management.
Justin Meza, Jichuan Chang, Hanbin Yoon, Onur Mutlu, Parthasarathy Ranganathan.
IEEE Computer Architecture Letters (CAL), May 2012.
[ pdf ]
-
MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect.
Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu.
Proceedings of the 6th ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2012), Lyngby, Denmark, May 2012.
[ pdf | slides (pptx) | slides (pdf) ]
-
FastHASH: A new algorithm for fast and comprehensive next-generation sequence mapping.
Hongyi Xin, Donghyuk Lee, Farhad Hormozdiari, Can Alkan, Onur Mutlu.
Pacific Symposium on Biocomputing (PSB 2012) Poster Session, Hawaii, January 2012.
[ Poster (pdf) | Abstract (pdf) | slides (pdf) ]
-
Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning.
Sai Prashanth Muralidhara, Lavanya Subramanian, Onur Mutlu, Mahmut Kandemir, Thomas Moscibroda.
Proceedings of the 44th Annual International IEEE/ACM Symposium on Microarchitecture (MICRO 2011), Porto Alegre, Brazil, December 2011.
[ pdf | techreport pdf | slides (pptx) ]
-
Managing Inter-thread Memory System Interference for Parallel Applications.
Eiman Ebrahimi, Rustam Miftakhutdinov, Chris Fallin, Chang Joo Lee, Onur Mutlu, Yale Patt.
Proceedings of the 44th Annual International IEEE/ACM Symposium on Microarchitecture (MICRO 2011), Porto Alegre, Brazil, December 2011.
[ pdf ]
-
Design of Heterogeneous On-Chip Networks: An Application Driven Approach.
Asit K. Mishra, Onur Mutlu, Chita R. Das.
SAFARI Technical Report No. 2011-010. October 2, 2011.
[ pdf ]
-
Improving Cache Performance Using Victim Tag Stores.
Vivek Seshadri, Onur Mutlu, Todd C Mowry, Michael A Kozuch.
SAFARI Technical Report No. 2011-009. September 26, 2011.
[ pdf ]
-
MinBD: A Minimally-Buffered Deflection Router Approaching Conventional Buffered-Router Performance.
Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu.
SAFARI Technical Report No. 2011-008. September 13, 2011.
[ pdf ]
-
A High-Performance Hierarchical Ring On-Chip Interconnect with Low-Cost Routers.
Chris Fallin, Xiangyao Yu, Greg Nazario, Onur Mutlu.
SAFARI Technical Report No. 2011-007. September 6, 2011.
[ pdf ]
-
Adaptive Cluster Throttling: Improving High-Load Performance in Bufferless On-Chip Networks.
Kevin Chang, Rachata Ausavarungnirun, Chris Fallin, Onur Mutlu.
SAFARI Technical Report No. 2011-006. September 6, 2011.
[ pdf ]
-
DynRBLA: A High-Performance and Energy-Efficient Row Buffer Locality-Aware Caching Policy for Hybrid Memories.
HanBin Yoon, Justin Meza, Rachata Ausavarungnirun, Rachael Harding, Onur Mutlu.
SAFARI Technical Report No. 2011-005. December 16, 2011.
[ pdf ]
-
Investigating the Viability of Bufferless NoCs in Modern Chip Multi-Processor Systems.
Chris Craik, Onur Mutlu.
SAFARI Technical Report No. 2011-004. August 29, 2011.
[ pdf ]
-
Congestion Control for Scalability in Bufferless On-Chip Networks.
George Nychis, Chris Fallin, Thomas Moscibroda, Srinivasan Seshan, Onur Mutlu.
SAFARI Technical Report No. 2011-003. July 20, 2011.
[ pdf ]
-
Memory Power Management via Dynamic Voltage/Frequency Scaling.
Howard David, Chris Fallin, Eugene Gorbatov, Ulf R. Hanebutte, Onur Mutlu.
Proceedings of the 8th International Conference on Autonomic Computing (ICAC 2011), Karlsruhe, Germany, June 2011.
[ pdf | slides (pptx) | slides (pdf) ]
-
Application-to-Core Mapping Policies to Reduce Interference in On-Chip Networks.
Reetuparna Das, Onur Mutlu, Akhilesh Kumar, Mani Azimi.
SAFARI Technical Report No. 2011-001. May 25, 2011.
[ pdf ]
-
Thread Cluster Memory Scheduling.
Yoongu Kim, Michael Papamichael, Onur Mutlu, Mor Harchol-Balter.
IEEE Micro, Special Issue: Micro's Top Picks from 2010 Computer Architecture Conferences (TOP PICKS), Vol. 31, No. 1, January/February 2011.
[ pdf | top_picks | slides (ppt) ]
-
CHIPPER: A Low-complexity Bufferless Deflection Router.
Chris Fallin, Chris Craik, Onur Mutlu.
Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA 2011), San Antonio, TX, February 2011.
[ pdf | techreport pdf | slides (pptx) ]
-
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior.
Yoongu Kim, Michael Papamichael, Onur Mutlu, Mor Harchol-Balter.
Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), Atlanta, GA, December 2010.
[ pdf | slides (pptx) | slides (pdf) ]
One of the computer architecture papers of 2010 selected as Top Picks by IEEE Micro.
-
Next Generation On-Chip Networks: What Kind of Congestion Control Do We Need?.
George Nychis, Chris Fallin, Thomas Moscibroda, Onur Mutlu.
Proceedings of the Ninth ACM Workshop on Hot Topics in Networks (Hotnets-IX), Monterey, CA, October 2010.
[ pdf | slides (ppt) ]
-
QuaLe: A Quantum-Leap Inspired Model for Non-Stationary Analysis of NoC Traffic in Multi-Processor Platforms.
Paul Bogdan, Miray Kas, Radu Marculescu, Onur Mutlu.
Proceedings of the 4th ACM/IEEE International Symposium on Networks on Chip (NOCS 2010), Grenoble, France, May 2010.
[ pdf ]
-
ATLAS: A Scalable and High-Performance Scheduling Algorithm
for Multiple Memory Controllers.
Yoongu Kim, Dongsu Han,
Onur Mutlu, Mor Harchol-Balter.
Proceedings of the
16th
International Symposium on High-Performance Computer
Architecture (HPCA 2010), Bangalore, India, January 2010.
[ pdf | slides (pptx) ]
Best paper session. One of four papers nominated for the Best Paper Award by the Program Committee.