CMU MEMS Laboratory Publication Abstract


in Proceedings of the IEEE 1990 Custom Integrated Circuits Conference (CICC), pp. 8.5.1-4, May 13-16, 1990, Boston, MA, USA.
Rapid Yield Estimation as a Computer Aid for Analog Circuit Design
T. Mukherjee and R. Carley
A rapid yield estimation methodology that aids the analog circuit designer in making design tradeoffs that improve yield is presented. ARYE (Analog Rapid Yield Estimator), a CAD tool that implements this methodology for op amps has been incorporated into ACACIA, the CMU Analog Design System, in order to allow analog designers to quickly explore the impact of design changes on yield. A design example using ARYE and ACACIA to enhance the yield of a two-stage op amp design will be presented.
© 1990 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Full paper (PDF) (opens in new window).

This page was generated in 0.108241 seconds at 03:41:25 pm EDT on 22 May 2018.

overview | projects | people | publications | intranet | resources         © 1998-2009  Carnegie Mellon