CMU MEMS Laboratory Publication Abstract

 

in IEEE International Symposium on VLSI Technology, System and Applications, Design, Automation and Test (VLSI-TSA-DAT), April 27-29, 2005, Hsinchu, Taiwan.
SPEED: Synthesis of High-Performance Large Scale Analog/Mixed Signal Circuit
Y. T. Chien, L. R. Huang, W. T. Chen, G. K. Ma and T. Mukherjee
ABSTRACT:
Simulation-based cell level analog synthesis tools have been successfully proven by chip fabrication. Application of these synthesis approaches to larger circuits with high accuracy has been difficult due to two limitations: 1) large design space, 2) long simulation time. This paper addresses these limitations using a systematic methodology SPEED, Simulation Plus Equation-basED synthesis, to size the first two multiplying and sub-DAC stages in a 13-bit 40-MSample/s pipelined analog to digital converter for minimum power consumption. The resulting chip, which had a measured signal to noise ratio of 73.8dB and consumed 364mW @ 3.3V proves the efficacy of the proposed synthesis approach.
© 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Full paper (PDF) (opens in new window).


This page was generated in 0.008636 seconds at 09:44:42 pm EST on 17 Nov 2017.

overview | projects | people | publications | intranet | resources         © 1998-2009  Carnegie Mellon