

# CMOS Electrothermal Lateral Micromovers for Actuation and Self-Assembly

Altug Oz\* and Gary K. Fedder\*†

\*Department of Electrical and Computer Engineering and †The Robotics Institute  
Carnegie Mellon University, Pittsburgh, PA 15213-3890

**ABSTRACT** — A new CMOS electro-thermal actuator has been designed and fabricated. This design is capable of up to 6.8  $\mu\text{m}$  lateral displacement with a length of 220  $\mu\text{m}$  and a width of 22  $\mu\text{m}$ . The structures were made from the CMOS interconnect stack using a maskless CMOS micromachining process. These 1<sup>st</sup> generation actuators were fabricated using Austria Microsystems (AMS) 0.6  $\mu\text{m}$  CMOS process and Agilent 0.5  $\mu\text{m}$  CMOS process. 2<sup>nd</sup> generation electro-thermal actuator designs in TSMC 0.35  $\mu\text{m}$  CMOS Process have more area efficiency than the 1<sup>st</sup> generation designs. For 3.5  $\mu\text{m}$  actuation, the 2<sup>nd</sup> generation actuators with a length of 224  $\mu\text{m}$  and a width of 22  $\mu\text{m}$  consume 18mW of power. The essential differences between this work and prior work are the high displacement magnitude with small geometry, pure lateral movement and the CMOS compatibility. The implementation in CMOS processes is particularly attractive for making tuning passives for RF applications. Several RF-MEMS tunable capacitor designs with these CMOS electro-thermal actuators have been fabricated and tested.

## I. INTRODUCTION

Electro-thermal actuators have advantages, compared to the commonly-used electrostatic actuators, of lower driving voltages and providing larger forces. Several electro-thermal actuators were demonstrated over the past years [1-7]. For these designs, the common disadvantages of the thermal actuators were slower tuning, power consumption and space requirements.


In this paper, we describe a new CMOS electro-thermal actuator design, which is capable of up to 6.8  $\mu\text{m}$  lateral displacement with a length of 220  $\mu\text{m}$  and a width of 22  $\mu\text{m}$ . The 6.8  $\mu\text{m}$  lateral deflection for such dimensions is more area efficient than previous designs. One recent actuator design produced 2.7  $\mu\text{m}$  deflection with 800  $\mu\text{m}$  diameter circular area [1]. Bent-beam electro-thermal actuator designs 800  $\mu\text{m}$  long and 13.9  $\mu\text{m}$  wide demonstrated deflection of 5  $\mu\text{m}$  [2].

There is an increasing demand on tunable on-chip passive components, as this is the one of biggest impediments for designing system on chip (SOC) receivers. The hardest part of designing tunable passives on chip is to increase the area efficiency. We integrated the new CMOS-compatible electro-thermal actuator into several tunable capacitor designs, which address the area efficiency.

## II. CMOS MICROMACHING PROCESS

The high-aspect-ratio CMOS micromachining technology [8] begins with a conventional foundry CMOS process. Versions of these actuators were fabricated using Austria Microsystems (AMS) 0.6  $\mu\text{m}$  CMOS, Agilent 0.5  $\mu\text{m}$  CMOS and TSMC 0.35  $\mu\text{m}$  CMOS. After the foundry fabrication, three dry-etch steps, shown in Figure 1, are used to define and release the structure. Figure 1(a) shows the cross section of the chip after regular CMOS fabrication. In the first step of post-CMOS processing (Figure 1(b)), dielectric layers are removed by an anisotropic  $\text{CHF}_3/\text{O}_2$  reactive ion etch (RIE) with the top metal layer acting as an etch resistant mask. After the sidewall of the microstructure is precisely defined, silicon trenches around the device are micromachined into the substrate using a deep RIE step (Figure 1(c)). The final step is an isotropic  $\text{SF}_6/\text{O}_2$  RIE used to etch away the bulk silicon and release the structure (Figure 1(d)). Multi-layer conductors can be built in the composite structure,

which enables more flexible designs than homogeneous conducting structures. The undercut of silicon in the release step (Figure 1(d)) requires the placement of sensing circuits to be at least 40  $\mu\text{m}$  away from the microstructures.



**Figure.1.** CMOS-MEMS process. (a) CMOS chip after fabrication, (b) anisotropic RIE removes dielectric layers, (c) anisotropic RIE removes substrate, (d) isotropic RIE undercuts silicon substrate.

### III. DESIGN AND MODELING

#### A. DESIGN

Electro-thermal CMOS-MEMS designs are capable of large lateral displacement for tuning capacitors, self-assembly of small gaps, switches and other applications where micro-positioning on the order of 1 to 20  $\mu\text{m}$  is desired. Motion is induced in specific beams by designing a lateral stress gradient within beam flexures. The lateral stress gradient arises from purposefully offsetting the lower metal layers with respect to the top metal layer of a CMOS-MEMS beam. A similar offset idea was presented for use in a lateral capacitive infrared sensor [9]. Of particular importance is the ability to tailor the lateral stress gradient, and therefore lateral moment, as a function along the beam length. This ability to set an internal moment along the beam arises from different offset and width of the embedded layers. The microstructures are made from the CMOS interconnect stack using a maskless CMOS micromachining process, however these beams could be made in alternate custom processes. The CMOS-MEMS beams are made from metal layers embedded within a dielectric (silicon oxide and silicon nitride). The offset layers do not have to be metal, and do not have to be embedded in dielectric. However, this particular design technique is particularly advantageous in CMOS-MEMS, since no special processing must be done to implement the designs.

The primary concept of the lateral actuator is illustrated in Figure 2. This particular design is a folded-flexure to relieve axial residual stress, as shown in Figure 2(a). The metal layers inside the flexure beams are offset to one side of the beam for half the beam length, and to the other side for the remaining half of the length. This arrangement provides a lateral stress gradient in one direction for half of the beams, then to the other direction for the other half. For many CMOS-MEMS processes, the residual stress gradient in the offset aluminum layers is tensile, while the residual stress gradient in the surrounding silicon oxide layers is compressive. Therefore, the aluminum expands and the silicon oxide contracts once freed to move. Upon release, this tailoring of stress provides a self-actuating operation, where the beams move into a "S" shape, as shown in Figure 2(b). This shape minimizes any moments at the ends of the beam, and therefore maximizes lateral motion. The design methodology for placement of the inner metal layers aims to set the beam moment so as to mimic bending from an external actuating force concentrated at the central piston.

The stiffness of the flexure in Figure 2 can be modified independent of the deflection. The particular design in Figure 2 employs 12 beams. Additional beams, ideally in a symmetric arrangement, may be added to increase the stiffness. This is a great advantage over electrostatic microactuation schemes. Electrothermal actuation can be applied to any designed actuator. The heating is implemented in CMOS-MEMS by embedding a polysilicon heater resistor inside the beam. Motion is induced from the different Temperature Coefficient of Expansion (TCE) of the metal offset layers and the rest of the beam material

(oxide). In the case of CMOS-MEMS, the offset aluminum layers have a much larger TCE than the surrounding silicon oxide. When heated, the side of the beam with the aluminum offset will expand relative to the other side. This effect leads to the actuated lateral motion, as illustrated in Figure 2(c).




Figure.2. The concept of new electro-thermal actuator design.

## B. MODELING

Displacement magnitudes of the lateral actuation are verified quantitatively by finite element analysis (FEA), using Coventorware [10]. For FEA, a simulation temperature,  $T_{set}$ , is calculated to model the lateral actuation magnitude upon release of the actuator.


$$T_{set} = -T_o + T_{sim} + T_d \quad (1)$$

where,  $T_{sim}$ , is the simulator initial temperature, usually 273 K, and  $T_d$  is the ambient temperature.  $T_o$  denotes the characteristic temperature at which the beam has zero deflection. Figure-3 is showing a simulation result for lateral displacement of the 1<sup>st</sup> generation actuator design in AMS 0.6  $\mu\text{m}$  CMOS process with a length of 220  $\mu\text{m}$  and a width of 22  $\mu\text{m}$  at 113  $^\circ\text{C}$ . As it can

be seen from Figure-1, the lateral displacement magnitude at the tip of the actuator is 3.78  $\mu\text{m}$ . Lateral displacements of this 1<sup>st</sup> generation actuator design at different ambient temperatures are given in Table-1.

Temperature (°C)	Simulated Lateral Displacement
27	7.36 $\mu\text{m}$
36	6.95 $\mu\text{m}$
70	5.5 $\mu\text{m}$
100	4.34 $\mu\text{m}$
135	2.88 $\mu\text{m}$
150	2.25 $\mu\text{m}$


**Table.1.** Simulated lateral displacements for actuator design in AMS 0.6  $\mu\text{m}$  CMOS process with a length of 220  $\mu\text{m}$  and a width of 22  $\mu\text{m}$  at different ambient temperatures.




**Figure.3.** FEA simulation result for the lateral displacement (in  $\mu\text{m}$ ) of the actuator design in AMS 0.6  $\mu\text{m}$  CMOS process with a length of 220  $\mu\text{m}$  and a width of 22  $\mu\text{m}$ , at 113 °C.

#### IV. FABRICATION AND TEST


The lateral displacements are measured with an optical profiler and an MIT microvision system. For an area of 220  $\mu\text{m}$  by 20  $\mu\text{m}$ , the actuators in AMS 0.6  $\mu\text{m}$  CMOS displaced 6.8  $\mu\text{m}$ , upon release. Figure-4 is showing the scanning electron micrograph (SEM) of the released actuator. When this actuator is heated, the structure retracts back toward its layout shape. For a controlled actuation of 4.0  $\mu\text{m}$ , the structure must be heated to 150°C. Figure-5 is showing a different electro-thermal actuator design, which is anchored from both sides. Upon release, this design with a length of 100  $\mu\text{m}$  and a width of 11  $\mu\text{m}$  displaced 1.2  $\mu\text{m}$ , which is much less compared to the folded-flexure design. The extensional stress in the fixed-fixed design limits the effectiveness of the actuation.



**Figure.4.** SEM of an actuator in AMS 0.6  $\mu\text{m}$  CMOS process with a length of 220  $\mu\text{m}$  and a width of 22  $\mu\text{m}$  at room temperature, upon release.



**Figure.5.** SEM of a released actuator in AMS 0.6  $\mu\text{m}$  CMOS process, which is anchored from both sides.




**Figure.6.** Measured and simulated (in Coventorware) lateral displacement comparison for the actuator in AMS 0.6  $\mu\text{m}$  CMOS process with a length of 220  $\mu\text{m}$  and a width of 22  $\mu\text{m}$  at different temperature values, after it released.


Actuator Length $\times$ Actuator Width	Lateral Displacement
120 $\mu\text{m}$ $\times$ 22 $\mu\text{m}$	2.9 $\mu\text{m}$
170 $\mu\text{m}$ $\times$ 22 $\mu\text{m}$	4.6 $\mu\text{m}$
220 $\mu\text{m}$ $\times$ 22 $\mu\text{m}$	6.8 $\mu\text{m}$

**Table.2.** Measured lateral displacement for different sizes of actuators in AMS 0.6  $\mu\text{m}$  CMOS process.

Figure-6 is showing the simulated and measured lateral displacements for the actuator at different temperature values. There is a match between experiment and simulation data of within 10%. Table-2 is showing measured lateral displacement for different size of actuators in the AMS 0.6  $\mu\text{m}$  process. In Figure-7, an actuator in the Agilent 0.5  $\mu\text{m}$  CMOS process is shown. For most CMOS-MEMS processes, the residual stress gradient in the offset aluminum layers is tensile, while the residual stress gradient in the surrounding silicon oxide layers is compressive. In the Agilent process, the residual stress gradient in the aluminum layers appears to be more compressive than the surrounding silicon oxide layers, resulting in a residual stress gradient in the opposite direction when compared to the AMS process. Therefore, the actuator designs in the Agilent process displaced the opposite way of the intended direction.




**Figure 7.** SEM of an actuator in the Agilent 0.5  $\mu\text{m}$  CMOS process with a length of 216  $\mu\text{m}$  and a width of 22  $\mu\text{m}$  at room temperature, upon release.



Full size actuators

**Figure 8.** SEM of a released tunable capacitor in TSMC 0.35  $\mu\text{m}$  CMOS process with full size actuators.



Half size actuators

**Figure 9.** SEM of a released tunable capacitor in TSMC 0.35  $\mu\text{m}$  CMOS process with half size actuators.

Second-generation electro-thermal actuator designs were fabricated in TSMC 0.35  $\mu\text{m}$  CMOS. Figure-8 and Figure-9 show SEMs of two different actuator designs for RF MEMS tunable capacitors. In Figure-8, full-size actuators include embedded polysilicon heaters. In Figure-9, the half-size actuators are used. Again, the desired tuning operation is successfully tested with polysilicon heaters. Half-size actuators have advantages compared to full-size actuators of two times more area efficiency and almost half of the power consumption. The disadvantage of the half-size actuators is less stiffness. Additional beams, ideally in a symmetric arrangement, may be added into half-size actuators to increase the stiffness. Both kinds of actuators were tested by applying DC voltage to the polysilicon heaters. For full-size actuator with a length of 224  $\mu\text{m}$  and a width of 22  $\mu\text{m}$ , 3.5  $\mu\text{m}$  actuation is measured with 18 mW of heating power.

## V. CONCLUSIONS

The important differences between this work and prior work are the high displacement magnitude with small geometry, pure lateral movement and the CMOS compatibility. The large actuation stroke in CMOS processes is particularly attractive for future tunable RF capacitors with large  $C_{\text{on}}:C_{\text{off}}$  ratio, and is an area of our active research. The impact of successfully creating such tunable on-chip passive components is in enabling the design of system-on-chip receivers. One of the biggest difficulties in designing tunable passives on chip is obtaining adequate area efficiency. Lateral displacement from the control of residual stress gradients can provide capability to self-assemble narrow nanometer gaps with zero input power. The nanometer-scale gaps are not possible to make through conventional lithography. These small gaps are essential for future applications of nanoresonator structures for use as RF filters and RF mixers. There can be other possible applications, such as RF switches and impedance matching networks.

## ACKNOWLEDGEMENT

This work was funded by the MARCO/DARPA Center for Circuits, Systems, and Software (C2S2).

## REFERENCES

- 1] E. T. Carlen and C. H. Mastrangelo, "Electrothermally activated paraffin microactuators," *Journal of Microelectromechanical Systems*, Vol.11, Issue.3, June 2002, pp.215-221.
- [2] L. Que, J.-S. Park, and Y. B. Gianchandani, "Bent-beam electrothermal actuators-Part I: Single beam and cascaded devices," *Journal of Microelectromechanical Systems*, Vol.10, No.2, June 2001, pp.247-258.

- [3] J. H. Comtois, M. A. Michalicek, and C. C. Barron, "Characterization of electrothermal actuators in a four-level, planarized surface-micromachined polycrystalline process," in *Proc. IEEE Int. Conf. on Solid-State Sensors and Actuators (Transducers '97)*, Chicago, IL, June 1997, pp. 769–772.
- [4] C. G. Keller and R. T. Howe, "Nickel-filled HEXSIL thermally actuated tweezers," in *Proc. IEEE Int. Conference on Solid-State Sensors and Actuators (Transducers' 95)*, Stockholm, Sweden, June 1995, pp. 376–379.
- [5] Y. Wang, Z. Li, D. T. McCormick and N. C. Tien, "Low-voltage lateral-contact microrelays for RF applications," *Micro Electro Mechanical Systems*, 2002. The Fifteenth IEEE International Conference on , 2002 Page(s): 645 -648.
- [6] X. Sun, K. R. Farmer, W. N. Carr, "A bistable microrelay based on two-segment multimorph cantilever actuators," *Proceedings MEMS 98, IEEE. Eleventh Annual International Workshop on Micro Electro Mechanical Systems*.
- [7] J. Jonsmann, O. Sigmund, and S. Bouwstra, "Compliant electro-thermal microactuators," in *IEEE Conf. on Micro Electro Mechanical Systems*, Orlando, FL, 1999, pp. 588–592.
- [8] G. K. Fedder, S. Santhanam, M. L. Reed, S. C. Eagle, D. F. Guillou, M. S.-C. Lu, and L. R. Carley, "Laminated High-Aspect-Ratio Microstructures In A Conventional CMOS Process," *Sensors & Actuators A*, vol. A57, no. 2, pp. 103-110, March 1997.
- [9] H. Lakdawala and G. K. Fedder, CMOS Micromachined Infrared Imager Pixel, in *Tech. Digest, Transducers 01*, Munich, Germany, June 10-14, 2001, pp. 556-559.
- [10] Coventor web page, <http://www.coventor.com>.