

# STRUCTURED DESIGN OF INTEGRATED MEMS

Gary K. Fedder

Department of Electrical and Computer Engineering and The Robotics Institute  
Carnegie Mellon University, Pittsburgh, PA 15213-3890 USA  
email: fedder@ece.cmu.edu; website: <http://www.ece.cmu.edu/~fedder>

## ABSTRACT

MEMS design methodologies in wide use today do not support hierarchical representations suitable for verification-based iterative design. Adoption of a structured design methodology which borrows hierarchy from the electronics design paradigm enables rapid design verification of complex electronic and micromechanical trade-offs inherent in integrated MEMS. A hierarchical MEMS circuit representation is analogous to and compatible with transistor-level circuits for electronics. Design of a capacitive lateral accelerometer illustrates the structured design flow from a system description, to circuit representation, layout and fabrication. Tools for layout synthesis, layout extraction, and verification specifically tailored for MEMS are an integral part of the design flow. The accelerometer is fabricated in a low-cost CMOS micromachining process that is especially suited to rapid prototyping of integrated MEMS.

## INTRODUCTION

Much excitement in MEMS arises from the variety of sensing and actuation capabilities that can be embedded into information systems. Numerous applications are being researched, however the realization of MEMS to exacting commercial specifications remains a tedious multi-disciplinary task. Practical methodologies to design and fabricate MEMS application-specific integrated circuits (ASICs) at a comparable cost to digital ASICs will represent an enormous advance in commercializing of MEMS in the various application areas in which MEMS is ideally suited.

Bringing MEMS to market at very low cost has so far only been justified in markets requiring extremely large quantities of parts, on the order of tens of millions or higher. These markets include automotive accelerometers and gyroscopes, pressure sensors, ink-jet print heads, optical and RF switching networks, data storage, and disposable chemical analysis systems.

Smaller markets for MEMS are currently served by using a commercially available product, or designing custom systems at great time and expense. The development and maintenance of customized processes must be amortized over relatively few parts. These manufacturing constraints are similar in analog electronics, where custom processes can only be justified in markets like computer peripherals.

Design of commercial MEMS has remained an art form that requires a large team of skilled engineers spanning several disciplines, with the concomitant overhead in management costs. Time to product yield is relatively slow because of the need for simultaneous design iterations in process, devices, and system. Many of these iterations occur with fabrication in the loop.

Several items are required for commercialization of integrated MEMS ASICs:

- inexpensive access to microstructural processes, preferably integrated with electronics;
- computer-aided design tools for partitioning design to handle complexity;
- materials and process characterization encoded in design and technology files;
- improved testing methods and equipment;
- improved packaging methods and equipment.

All of these topics present very hard problems, for which general solutions are elusive. The MEMS research group at Carnegie Mellon is addressing the first two issues listed above by developing a hierarchical design methodology, computer-aided design tools to support this methodology, and low-cost CMOS-based micromachining technology.

## MEMS DESIGN METHODOLOGIES

### A: Unstructured MEMS Design Flow

The design flow in Fig. 1 is commonly followed for MEMS that have an interplay between electronics and micromechanical components. The top-level system specification is usually in the form of a datasheet. Design concepts in all but very simple components are then embodied in an abstract system description. For purposes of discussion, the system description refers to a high level of abstraction, not to the implementation which may be in the form of a circuit (*i.e.*, a network of lumped-parameter ele-





Fig. 1. Commonly used MEMS design flow. The portion of the flow that is unique to micromechanics is shaded.



**Fig. 2.** Illustration of lack of hierarchy and of one-way design flow in unstructured MEM design.

ments), a signal-flow block diagram, or a bond graph (*i.e.*, a directed graph explicitly showing power flow). Aside from the system description in the design flow of Fig. 1, the MEM design and electronics design are decoupled, due to the lack of computer-aided design (CAD) tools that mix electronic and MEM representations.

Highly developed tools for electronic design exist to ensure first-pass success in silicon by having a well defined “top-down” design path and “bottom-up” verification path. The tool suite includes circuit representation, extraction from layout of devices and parasitics, and verification of interconnect between layout and schematic. Reduced-order modeling, or macromodeling, of analog circuits is primarily a manual procedure, and remains a bottleneck in large system design. Device modeling is out of the design loop unless a new device or underlying process is developed for which models do not exist. The term “device” is meant to signify a component represented by a non-hierarchical, or flat, macromodel. Therefore, a device may be an accelerometer system or a simple beam, as long as the underlying macromodel is indivisible.

A comprehensive suite of similar design tools for micromechanics is not commercially available, however, a handful of CAD companies that now cater to the MEMS market are starting to address this issue.

Current MEM design manipulates two primary representations, the physical geometry and the device macromodel, as shown by the one-way flow illustrated in Fig. 2. Design usually takes a direct path to layout (or 3D solid modeling) from the system description, since there has been no alternative. Several companies now provide tools to automate the construction of solid models from a combination of layout and process description, and then couple this geometry into direct numerical simulation (*e.g.*, finite-element analysis or boundary-element analysis). New macromodels must be created for any change in topology, and for any change in geometric or process parameters in the case of non-parametric modeling approaches. A good overview of macromodeling and associated simulation requirements is presented by Senturia [1]. Automation of macromodeling as a link to the system level is being researched by several groups, and is beginning to show up in commercial tools [2][3]. However, since the device modeling is in the primary design loop, iterative MEM design remains slow and tedious with current tools.


## B: Structured MEMS Design Flow

Complexity in electronics is handled through a hierarchy of devices, components and blocks, all of which can share the same circuit (or layout) representation. Electronic design automation tools support this design hierarchy. Transistor circuits can be grouped together to form functional components, such as operational amplifiers. Components can be grouped to form functional blocks, and so on. Because of the uniform nature of the representation, the designer can move between levels of abstraction with agility, and the iterative design process is rapid. Hierarchical cell design is standard practice in analog design, however hierarchical modeling concepts are still in their infancy. Both are ultimately required for design of very complex systems.

In a practical design sense, even simple MEMS have greater complexity than many electronics circuits, because of the mixed-domain nature. The existence of hierarchical levels of abstraction for MEMS is essential in dealing with complexity of all but very small systems, or systems with multiple copies of one fixed MEM device (such as the Texas Instruments Digital Micromirror Display [4]).

A hierarchical cell design approach for suspended MEMS has been developed over the past four years at Carnegie Mellon University [5][6] as well as in work by Pister *et al.* at U. C. Berkeley [7] and Antonsson at Caltech [8]. Suspended MEMS span a wide range of applications including pressure sensors, accelerometers, gyroscopes, resonators, relays, RF filters, variable capacitors, micromirrors, microactuators for data storage, and acoustic and ultrasonic transducers. An example of the hierarchical representation of a resonator filter, designed by Nguyen *et al.* at U. Michigan [9], is shown in Fig. 3. The partitioning of the filter into three separate resonators, then into electrostatic comb-finger actuators, plate masses, flexural beams and anchors is an accepted design practice today, but it is only common in terms of layout representation. MEM layout cell generators for hierarchical construction of surface-micromachined MEMS include the CaMEL library developed at MCNC [10], and those in CAD frameworks by Mentor Graphics/MEMSCap [11] and Tanner Research [12].


In order to fully leverage the hierarchical decomposition in design, a partitioning of behavioral models corresponding to the geometric partitioning must take place. To this end, similar hierarchical circuit representations of suspended MEMS are being developed by the present author’s students (Nodal Design of Actuators and Sensors - NODAS) [13][14][15], by Pister *et al.* at the Berkeley Sensor and Actuator Center (the tool is called Sugar) [16][17], and by Lorenz *et al.* at Bosch, GmbH [18][19]. Behavioral macromodels may be defined at any level of the hierarchy. At the lowest level of the hierarchy are plate masses, beam springs, electrostatic air-gaps and anchors, which are at a similar level to resistors, capacitors and inductors in electronic design. Systems lying in a very large and useful design space can be evaluated all the way to the top of the hierarchy if this finite set of low-level elements are pre-defined with sufficiently general geometric parameters and material properties. The underlying macromodels can be formed *ad hoc* without loss of generality. Basic linear and nonlinear nodal models for beams and plates are found in mechanics texts [20]. Electrostatic gap models require careful attention to energy considerations.




**Fig. 3.** MEMS cell hierarchy for a high-Q resonator filter analogous to the electronic design hierarchy. The filter is partitioned into three separate resonators, the resonator is partitioned into sub-components, and the comb drive may be further partitioned into plates, beams and gaps.

The example circuit representation of the cantilever beam shown in Fig. 4 is formed by connecting an anchor component to a two-dimensional beam component. In-plane displacements ( $x$ ,  $y$ ,  $\theta$ ) are across variables, and forces and torques ( $F_x$ ,  $F_y$ ,  $M_\theta$ ) acting on the element are through variables. Sign convention of the  $x$  and  $y$  across variables is positive along the positive-axis direction and  $\theta$  is positive in a counterclockwise rotation (right-hand rule) around the  $z$  axis. Positive-valued through variables going *into* a node are interpreted as providing force in the positive-axis direction or providing torque in a counterclockwise rotation around the  $z$  axis. In contrast to electrical simulation, MEMS simulation requires inclusion of geometric and layout position parameters ( $X_o$ ,  $Y_o$ , and  $\Theta_o$ ) since the micromechanical behavior is directly linked to shape of components, and, in the case of inertial sensors, is linked to absolute layout position. Automated tool is available in NODAS to generate layout position parameters for the designer [15].

In principle, the MEMS circuit representation can be implemented in electrical circuit simulators such as SPICE, however forming the equivalent electrical models is difficult and translation between voltages and currents to other physical variables is cumbersome. General behavioral circuit simulators allow inter-




**Fig. 4.** Circuit representation of a simple cantilever beam with in-plane layout position ( $X$ ,  $Y$ ,  $\Theta$ ) and displacements ( $x$ ,  $y$ ,  $\theta$ ). (a) Physical view showing applied forces, moment and current. (b) Schematic view showing corresponding across and through variables and illustrating sign convention.



**Fig. 5.** Structured MEMS design flow. The shaded blocks indicate the primary design path.

action between components from multiple energy domains in terms of specialized across and through variables defined for each domain. Component models are expressed in an analog hardware description language (AHDL). Commercial simulators include Saber with MAST AHDL [21][22], Spectre with Verilog-A AHDL [23], and ELDO with HDL-A [24]. An emerging IEEE standard 1076.1 called Very High Speed Integrated Circuit (VHSIC) HDL-Analog Mixed Signal (VHDL-AMS) is expected to provide interoperability between vendors [25].

The structured design methodology shown in Fig. 5 combines the design of micromechanics and electronics into a single flow in which the MEMS circuit representation plays a central



**Fig. 6.** (a) Accelerometer specification (*i.e.*, datasheet). (b) System description of the accelerometer.


role. The primary advantages are the reusability of the parametric circuit models and the ability to iterate relatively quickly and precisely between system, circuit and layout representations. As with electronic design, modeling intervention during design iterations is required when a designer insists on component topologies that cannot be constructed from parts in the library. Parameter extraction from experimental test structures can provide the appropriate geometric and materials property values for use in the device macromodels.

Partitioning of function as one descends the hierarchy may exclude “far-field” effects. This is especially true of the beam/plate/gap level where electrostatic fields or fluidic interactions from components other than nearest neighbors may not be included. Fortunately, for these cases, the structured design methodology is compatible with the customized flat macromodeling depicted in Fig. 2. High-precision models can be inserted as desired into the circuit representation at any level. This activity may best be done after the overall system design and micro-mechanical topology is finalized.

## AN ACCELEROMETER DESIGN EXAMPLE

### A: System Description

The structured design methodology is exemplified in the design of a lateral capacitive accelerometer. Specification from the top down is essential in identifying and understanding the numerous design trade-offs. The design process starts with specification at the system level, followed by partitioning into sub-systems, as shown in Fig. 6. A design decision is made to use balanced modulation voltage sources,  $v_{m+}$  and  $v_{m-}$ , to drive a micromechanical capacitive bridge. The bridge sense outputs,  $v_{s+}$  and  $v_{s-}$ , are amplified and demodulated to generate the accelerometer output,  $v_o$ . The micromechanical transducer is affected by external acceleration signals ( $a_x, a_y, a_z$ ) and by rotational rate signals ( $\Omega_x, \Omega_y, \Omega_z$ ) which generate centripetal acceleration.




**Fig. 7.** A crab-leg lateral capacitive accelerometer design. (a) Two-dimensional MEMS circuit view (rotated by 90°) with electronics represented as functional blocks. (b) Simplified layout of the transducer.

### B: MEMS Circuit Representation

Although signal-flow representation may be used, a circuit representation maintains the cell hierarchy to lower levels. The micromechanical transducer design in Fig. 7 is represented using the two-dimensional NODAS component library, and implemented using Saber. Placement of the schematic symbols is arbitrary, however the components are sensibly placed to reflect the correspondence with layout. External accelerations are applied as acceleration sources, while the external z-axis rotation is set to zero. Transistor-level circuits for the electrical blocks are not included in the circuit to speed up simulation. Evaluation of different topologies (*e.g.*, using different flexures) or sizing of components is trivial due to the low-level representation.

The simulation of the accelerometer in Fig. 8 illustrates the utility of the MEMS circuit representation. Manufacturing variation on cross-axis sensitivity is explored by setting the width of the upper right crab-leg beam to be 10% smaller than the other flexural beams. The on-axis acceleration,  $a_x$ , is set to a 10 ms 1 g pulse. After 10 ms, the plate responds to an overlapping 10,000 g pulse in cross-axis acceleration,  $a_y$ . The electrical effects of the cross-axis displacement of the plate are cancelled to first order by the balanced capacitive bridge formed from the comb-finger sensors located on opposite sides of the plate. However, the imbalance in the flexure causes the plate to move along the x-axis in response to the cross-axis acceleration. This displacement propagates through the sense amplifier, demodulator, and appears as an undesirable cross-axis coupling at the output




**Fig. 8.** Transient simulation of the crab-leg accelerometer circuit, where  $a_x$  is the on-axis acceleration,  $a_y$  is the cross-axis acceleration,  $x_{plate}$  and  $y_{plate}$  are the proof-mass displacements,  $v_x$  is the modulated output voltage,  $v_d$  is the demodulated voltage, and  $v_o$  is the filtered output.

of the filter. Most circuit simulators have Monte Carlo simulation capability so that a scatter plot of sensitivities from random manufacturing variations can be automatically generated.


### C: Layout Synthesis

Layout is a time consuming task which may at least be partly automated. Generation of layout cells from geometric parameters is supported by many CAD vendors, as noted earlier. Optimization-based synthesis tools generate custom layout to meet all performance specifications while optimizing some combination of specifications. Examples of this approach include shape synthesis of comb drives [26], compliant mechanisms [27], springs [28], and bulk-micromachined structures [29].

Mukherjee *et al.* [30][31] have developed optimization-based synthesis modules for electrostatic folded-flexure resonators, which have multiple nonlinear design constraints. Given the fixed topology, layout is generated by sizing the constitutive beams, plates and gaps. A gridded-multistart approach overcomes local minima in the nonlinear optimization function. An extension of this work is in synthesis of lateral capacitive accelerometers, reported in depth elsewhere in this proceedings [32]. The layout in Fig. 9 is of a synthesized accelerometer meeting the system specifications and with minimized thermomechanical (Brownian) noise. Process and design-rule constraints are for a CMOS micromachining process [33] described in the next section. The component is of maximum size and the capacitive sense fingers are sized to just meet the sensitivity specification. Exploration of the design space quantitatively identifies performance trade-offs such as between sensitivity and noise performance. For an optimized fixed-size lateral capacitive accelerometer, a reduction in noise floor necessitates a reduction in the transducer sensitivity.



**Fig. 9.** Synthesized layout of a lateral capacitive accelerometer, derived from performance specifications and optimized to minimize noise (0.13 mg/rHz).



**Fig. 10.** Extracted view of the synthesized accelerometer illustrating the recognition of beam-spring, plate-mass, cantilevered-finger, and anchor cells.

### D: Layout Extraction

Extraction translates layout into a corresponding circuit representation (*i.e.*, a netlist). It serves two purposes. 1) Layout correctness can be verified against an existing circuit representation. 2) An extracted netlist can be evaluated to verify functionality of the system. A particularly important example is the extraction of sidewall and parallel-plate capacitances on the sensitive high-impedance nodes corresponding to the micromechanical sense capacitors. In order to back-annotate circuits with these extracted parameters, the extraction tool must be able to recognize functional elements from the layout.

General feature recognition algorithms for surface micromachined MEMS have been developed by Baidya *et al.* [34]. The extracted version of the synthesized accelerometer layout is given in Fig. 10. The input layout in CIF format is partitioned into a unique canonical representation, where each rectangle (or cell) has only one neighbor on each side. Plate cells are combined using a modification of corner stitching [35]. Fingers are recognized as cells with a connection on only one side (*i.e.*, a cantilever) and beams as cells with connections on opposing

sides. The resulting netlist directly corresponds to the lowest-level MEMS circuit representation.

### CMOS MICROMACHINED FABRICATION


Integrated MEMS have been fabricated using custom processes with microstructures made of aluminum [4], polysilicon, and single-crystal silicon. A good review of recent activities in monolithic integration motivated by high-performance inertial sensors is given by Yazdi *et.al.* [36]. Most of these processes require dedicated facilities to handle the special MEMS process steps.

Formation of microstructures out of CMOS interconnect layers was first explored ten years ago [38] and is currently being researched in several groups including ETH [39], NIST [40], and U. C. Berkeley [41]. Structures in these processes are made by stacking vias in the CMOS process and etching away the metal, thereby exposing silicon. If the CMOS process allows variable sized vias and is not a tungsten plug process, then arbitrary shaped microstructures can be defined. The microstructures are undercut in a timed isotropic wet or dry silicon etch.

A high-aspect-ratio CMOS micromachining process has been developed at Carnegie Mellon that decouples the micromachining steps from the CMOS process flow [42][43]. The resulting structures allow beam and gap widths down to  $1.2\ \mu\text{m}$ , and aspect ratios greater than 4:1. Layout follows design rules of conventional CMOS processes. The process is being used to fabricate integrated inertial sensors [44][45] and probe-head actuators for on-chip mass data storage [33].

Fabrication steps for a simple cantilever beam are illustrated in Fig. 11. Prototype structures begin with the Hewlett-Packard  $0.5\ \mu\text{m}$  three-metal n-well CMOS process available through the MOS Implementation Service (MOSIS) [46]. Anisotropic reactive-ion etching (RIE) of the dielectric layers precisely defines the structural sidewalls. The top metal interconnection layer acts as an etch-resistant mask for the microstructure definition. The process recipe is 125 mTorr pressure,  $0.55\ \text{W}/\text{cm}^2$  power, 22.5 sccm  $\text{CHF}_3$  and 16 sccm  $\text{O}_2$  flow. This etch recipe strikes a delicate balance between manufacturable etch rate, excessive aluminum mask erosion and via failure from ion milling, and unwanted polymerization [47]. It takes about 2 hrs to etch through all the dielectric layers at the etch rate of  $425\ \text{\AA}/\text{min}$ . Next, a nearly isotropic  $\text{SF}_6/\text{O}_2$  etch undercuts the silicon substrate and releases the structure. Fourteen different composite structures can be made by using different combinations of the embedded metal layers and polysilicon. A released composite beam with three metal conductors and polysilicon is shown in Fig. 12.


Advantages of CMOS micromachining include low-cost fabrication of integrated MEMS, an ability to place multiple isolated conductors within suspended structures, and an ability to make extremely sensitive capacitive detectors. The latter is enabled by placing transistor circuits next to the silicon etch pit, which results in extremely low parasitic capacitance to substrate on high-impedance sense nodes. Experiments have shown absolutely no degradation in transistor threshold voltage or leakage current is caused by the micromachining steps. Materials characterization of 3-metal test structures provides a nominal Young's modulus of 60 GPa, compressive residual stress of 69 MPa, and




**Fig. 11.** The high-aspect-ratio CMOS micromachining process flow. (a) After CMOS processing. (b) After dielectric reactive-ion etch for definition of structural sidewalls. (c) After isotropic silicon etch for structural release.

vertical residual stress gradients resulting in radius of curvature of 1.8 mm [48].

The CMOS-micromachined accelerometer shown in Fig. 13 is the first lateral capacitive inertial sensor to be built directly in CMOS. Experimentally measured noise is  $0.5\ \text{mg}/\sqrt{\text{Hz}}$  and sensitivity is  $1.2\ \text{mV}/\text{g}/\text{V}$ . Details of the design are reported elsewhere in this proceedings [45]. A fully differential capacitive bridge is implemented using multiple wiring in the proof mass. A major challenge is overcoming effects of vertical curl due to residual stress gradients in the composite microstructure. The accelerometer design uses curl matching of stator and proof-mass fingers to solve the problem to first order. Once material properties are extracted from test structures, vertical curl of the composite structure can be predicted prior to fabrication, as evidenced by the results in Fig. 14 showing finite-element analysis using MEMCAD [49].



**Fig. 12.** Cross section of a composite CMOS microstructural beam with three CMOS metallization layers and gate polysilicon embedded.




**Fig. 13.** SEM of the CMOS-micromachined accelerometer described in [45].

## CONCLUSIONS

A structured design methodology for MEMS in which cell hierarchy is propagated down to the lowest level of beams, plates and gaps is an efficient way to design integrated and complex MEMS. The methodology will become more widely used once robust hierarchical circuit representations for MEMS and such supporting tools as layout synthesis and extraction are made commercially available. The CMOS micromachined accelerometer design example illustrates that rapid MEMS design is possible, but it also identifies issues such as residual stress that are required in hierarchical macromodels before they are accepted by MEMS designers.

## ACKNOWLEDGEMENT

The author gratefully acknowledges the contributions by fellow faculty collaborators L. R. Carley, T. Mukherjee and R.



**Fig. 14.** Finite-element analysis of vertical stress gradient in the composite CMOS microaccelerometer.

D. Blanton, and S. K. Gupta; former students M. S. Kranz, J. E. Vandemeer, G. Zhang and Y. Zhou; current students Q. Jing, S. Eagle, M. S.-C. Lu, X. Zhu, L. De Rosset, S. Iyer, and B. Baidya; and research staff S. Santhanam.

This research was sponsored by the Jet Propulsion Laboratory, by DARPA under the AFRL, Air Force Materiel Command, USAF, under agreements F30602-96-2-0304 and F30602-97-2-0323 and NSF MIP-9625471.

## REFERENCES

- [1] S. D. Senturia, "CAD challenges for Microsensors, Microactuators, and Microsystems," *Proc. of the IEEE*, vol. 86, no. 8, Aug. 1998, pp. 1611-1626.
- [2] L. D. Gabbay and S. D. Senturia, "Automatic Generation of Dynamic Macro-Models," in *Proc. 1998 Solid-State Sensors and Actuators Workshop*, Hilton Head Is., SC, June 7-11, 1998, pp. 197-200.
- [3] N. R. Swart, S. F. Bart, M. H. Zaman, M. Mariappan, J. R. Gilbert, and D. Murphy, "Auto-MM: Automatic Generation of Dynamic Macromodels for MEMS Devices," in *Proc. IEEE MEMS Workshop*, Heidelberg, Germany, Jan. 25-29, 1998, pp. 178-183.
- [4] L.J. Hornbeck, "Digital Light Processing and MEMS: Timely Convergence for a Bright Future," in *Proc. SPIE Micromachining and Microfabrication*, Austin, Texas, Oct. 24, 1995.
- [5] T. Mukherjee and G. K. Fedder, "Structured Design of Microelectromechanical Systems," in *Proc. of the 1997 Design Automation Conference*, Anaheim, CA, June 9-13, 1997, pp. 680-685.
- [6] T. Mukherjee and G.K. Fedder, "Design Methodology for Mixed Domain Systems on a Chip," *Proc. IEEE Computer Society Workshop on VLSI 98*, Orlando FL, Apr. 1998, pp 96-101.
- [7] N. R. L. Lo, E. C. Berg, S. R. Quakkelaar, J. N. Simon, M. Tachiki, H.-J. Lee, and K. S. J. Pister, "Parametrized Layout Synthesis, Extraction, and SPICE Simulation for MEMS," *Proc. 1996 IEEE International Symposium on Circuits and Systems*, pp 481-484, Atlanta, GA, May 12-15, 1996.
- [8] E.K. Antonsson, "Structured Design Methods for MEMS," *NSF Sponsored Workshop on Structured Design Methods for MEMS*, Nov. 12-15, 1995.
- [9] C. T.-C. Nguyen, "Micromechanical Devices for Wireless Communications," in *Proc. IEEE MEMS Workshop*, Heidelberg, Germany, Jan. 25-29, 1998, pp. 1-7.
- [10] *CaMEL Web Page*, <http://mems.mcnc.org/camel.html>, MCNC MEMS Technology Applications Center, 3021 Cornwallis Road, Research Triangle Park, NC 27709.
- [11] MEMSCAP S.A., 155-157 Cours Berriat, 38028 Grenoble,

- Cedix I, France, <http://www.memscap.com>.
- [12] Tanner Research, Inc., 2650 E. Foothill Blvd., Pasadena, CA, 91107, <http://www.tanner.com>.
- [13] J. E. Vandemeer, M. S. Kranz, and G. K. Fedder, "Nodal Simulation of Suspended MEMS with Multiple Degrees of Freedom," in *Proceedings of the 1997 International Mechanical Engineering Congress and Exposition: The Winter Annual Meeting of ASME in the 8th Symposium on Microelectromechanical Systems*, Dallas, TX, Nov. 16-21, 1997, pp. 113-118.
- [14] J. E. Vandemeer, M. S. Kranz, G. K. Fedder, "Hierarchical Representation and Simulation of Micromachined Inertial Sensors," in *Proc. of the 1998 Int. Conf. on Modeling and Simulation of Microsystems, Semiconductors, Sensors and Actuators (MSM '98)*, Santa Clara, CA, Apr. 6-8, 1998.
- [15] G. K. Fedder and Q. Jing, "NODAS 1.3 - Nodal Design Of Actuators And Sensors," in *Proc. IEEE/VIUF Int. Workshop on Behavioral Modeling and Simulation*, Orlando, FL, Oct. 27-28, 1998, <http://www.ece.cmu.edu/~mems/nodas.html>.
- [16] J. Clark, N. Zhou, S. Brown and K.S.J. Pister, "Nodal Analysis for MEMS Simulation and Design", *1998 Int. Conf. on Modeling and Simulation of Microsystems, Semiconductors, Sensors and Actuators (MSM '98)*, Santa Clara, CA, Apr. 6-8, 1998.
- [17] J. V. Clark, N. Zhou, S. Brown and K.S.J. Pister, "MEMS Simulation Using SUGAR v0.5", *1998 Solid-State Sensors and Actuators Workshop*, Hilton Head Is., SC, June 7-11, 1998, pp.191-196.
- [18] G. Lorenz and R. Neul, "Network-Type Modeling of Micromachined Sensor Systems," *1998 Int. Conf. on Modeling and Simulation of Microsystems, Semiconductors, Sensors and Actuators (MSM '98)*, Santa Clara, CA, Apr. 6-8, 1998.
- [19] D. Teegarden, G. Lorenz and R. Neul, "How to Model and Simulate Microgyroscope Systems," *IEEE Spectrum*, pp. 67-75, July 1998.
- [20] S. P. Przemieniecki, *Theory of Matrix Structural Analysis*, McGraw-Hill, New York, New York, 1968.
- [21] I. Getreu, "Behavioral Modelling of Analog Blocks using the SABER Simulator," *Proc. Microwave Circuits and Systems*, pp. 977-980, Aug. 1989.
- [22] Analogy, Inc., 9205 S.W. Gemini Drive, Beaverton, OR 97008, <http://www.analogy.com>.
- [23] Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, California 95134, <http://www.cadence.com>.
- [24] Mentor Graphics, Corp., 8005 SW Boeckman Road, Wilsonville, OR, 97070, <http://www.mentorgraphics.com>.
- [25] IEEE 1076.1 Working Group, <http://vhdl.org/vi/analog>.
- [26] W. Ye, S. Mukherjee, and N.C. MacDonald, "Optimal Shape Design of an Electrostatic Comb Drive in Microelectromechanical Systems", *IEEE J. Microelectromechanical Systems*, Mar. 1998, vol. 7, pp. 16-26.
- [27] A. Saxena and G. K. Ananthasuresh, "An Optimality Criteria Approach for the Topology Synthesis of Compliant Mechanisms," *Proc. 1998 ASME Design Engineering Technical Conferences (DETC '98) - 25th Biennial Mechanisms Conference*, paper DETC98/MECH-5937, Atlanta, Sept. 1998.
- [28] D. Haronain, "Maximizing microelectromechanical sensor and actuator sensitivity by optimizing geometry", *Sensors and Actuators A*, 50 (1995), pp. 223-236.
- [29] H. Li and E. L. Antonsson, "Evolutionary Techniques in MEMS Synthesis," *Proc. 1998 ASME Design Engineering Technical Conferences (DETC '98) - 25th Biennial Mechanisms Conference*, paper DETC98/MECH-5840, Atlanta, Sept. 1998.
- [30] T. Mukherjee, S. Iyer, and G. K. Fedder, "Optimization-Based Synthesis of Microresonators," *Sensors & Actuators A*, vol. 70, pp. 118-127, 1998.
- [31] S. Iyer, T. Mukherjee, and G. K. Fedder, "Multi-Mode Sensitive Layout Synthesis of Microresonators," in *Proc. of the 1998 Int. Conf. on Modeling and Simulation of Microsystems, Semiconductors, Sensors and Actuators (MSM '98)*, Santa Clara, CA, Apr. 6-8, 1998.
- [32] T. Mukherjee, Y. Zhou, and G. K. Fedder, "Optimization-Based Synthesis of Microaccelerometers," in *Proc. of IEEE MEMS Conf.*, Orlando, FL, Jan. 17-21, 1999.
- [33] G. K. Fedder, "Integrated MEMS in Conventional CMOS," in *Tribology Issues and Opportunities in MEMS*, B. Bhushan, ed., Kluwer Academic Publishers (1998), pp.17-29.
- [34] B. Baidya, S. K. Gupta and T. Mukherjee, "Feature-Recognition for MEMS Extraction," in *Proc. 1998 ASME Design Engineering Technical Conferences (DETC '98) - 25th Biennial Mechanisms Conference*, DETC98/MECH-5838, Atlanta, Sept. 1998.
- [35] J.K. Ousterhout, "Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools," *IEEE Transactions on Computer-Aided Design*, vol. CAD-3, no. 1, Jan. 1984, pp. 87-100.
- [36] N. Yazdi, F. Ayazi and K. Najafi, "Micromachined Inertial Sensors," *Proc. of the IEEE*, vol. 86, no. 8, Aug. 1998, pp. 1640-1659.
- [37] J. M. Bustillo, G. K. Fedder, C. T.-C. Nguyen, and R. T. Howe, "Process Technology for the Modular Integration of CMOS and Polysilicon Microstructures," *Microsystems Technologies*, v.1, Oct. 1994, pp.30-41.
- [38] M. Parameswaran, H. P. Baltes, L. Ristic, A. C. Dhaded, and A. M. Robinson, A New Approach for the Fabrication of Micromechanical Structures, *Sensors and Actuators*, vol. 19, no. 3, (1989) pp. 289-307.
- [39] H. Baltes, O. Paul, and O. Brand, "Micromachined Thermally Based CMOS Microsensors," *Proc. of the IEEE*, vol. 86, no. 8, Aug. 1998, pp. 1660-1678.
- [40] M. J. Syrzycki, L. Carr, G. H. Chapman, and M. Parameswaran, "A Wafer Scale Visual-to-Thermal Converter," *IEEE Trans. Compon. Hybrids Manuf. Technol.*, vol. 16, no. 7, (1993), pp. 665-673.
- [41] E. J. J. Kruglick, B. A. Warneke, and K. S. J. Pister, "CMOS 3-Axis Accelerometers with Integrated Amplifier," in *Proc. of IEEE MEMS Workshop*, Heidelberg, Germany, Jan. 25-29, 1998, pp. 631-636.
- [42] G. K. Fedder, S. Santhanam, M. L. Reed, S. C. Eagle, D. F. Guillou, M. S.-C. Lu, and L. R. Carley, "Laminated High-Aspect-Ratio Microstructures in a Conventional CMOS Process," *Sensors & Actuators A*, vol. 57, no. 2, Nov. 1996, pp. 103-110.
- [43] L. R. Carley, M.L. Reed, G.K. Fedder, and S. Santhanam, "Micromechanical Structure and Process of Making Same," U.S. Patent 5,717,631, Feb. 10, 1998.
- [44] M. S. Kranz and G. K. Fedder, "Micromechanical Vibratory Rate Gyroscopes Fabricated in Conventional CMOS," in *Proceedings of the Symposium Gyro Technology*, Stuttgart, Germany, Sept. 16-17, 1997, pp. 3.0-3.8.
- [45] G. Zhang, H. Xie, L. E. De Rosset and G. K. Fedder, "A Lateral Capacitive CMOS Accelerometer with Structural Curl Compensation," in *Proc. of IEEE MEMS Conf.*, Orlando, FL, Jan. 17-21, 1999.
- [46] MOSIS VLSI Fabrication Service, USC/Information Sciences Institute, 4676 Admiralty Way, Marina del Rey, CA 90292-6695, <http://www.isi.edu/mosis>.
- [47] X. Zhu, D.W.Greve, R.Lawton, N. Presser, and G.K.Fedder, "Factorial Experiment on CMOS-MEMS RIE Post Processing," in *Proc. of the 194th Electrochemical Society Meeting, Symposium on Microstructures and Microfabricated Systems*, Boston, MA, Nov. 1-6, 1998.
- [48] M. S.-C. Lu, X. Zhu, and G. K. Fedder, "Mechanical Property Measurement of 0.5  $\mu\text{m}$  CMOS Microstructures," in *Proc. of the Material Research Society (MRS) 1998 Spring Meeting, Symposium on Microelectromechanical Structures for Materials Research*, San Francisco, CA, Apr. 13-17, 1998.
- [49] Microcosm Technologies, Inc., 201 Willesden Dr., Cary, NC 27513, <http://www.memcad.com>.