HARRIS PRELIMINARY

Real Time Express ${ }^{\text {™ }}$ Microcontroller

## Features

- Fast 100ns Machine Cycle
- Single Cycle Instruction Execution
- Fast Arithmetic Operations
- Single Cycle 16-bit Multiply
- Single Cycle 16-bit Multiply Accumulate
- Single Cycle 32-bit Barrel Shift
- Hardware Floating Point Support
- C Software Development Environment
- Direct Execution of Forth Language
- Single Cycle Subroutine Call/Return
- Four Cycle Interrupt Latency
- On-Chip Interrupt Controller
- Three On-Chip 16-Bit Timer/Counters
- Two On-Chip 256 Word Stacks
- Multitasking Stack Controller
- ASIC Bus" for Off-Chip Extension of Architecture
- 1 Megabyte Total Address Space
- Word and Byte Memory Access
- Low Power CMOS . . . . . . . . . . . . . . 5mA/MHz Typical
- Fully Static . . . . . . . . . . . . . . . DC to 10MHz Operation
- 84-Pin PGA or PLCC Package
- Axailable in the Harris Standard Cell Library
- Pin Compatible to the RTX 2000", RTX 2001A* Applications

Embedded control; process control; digital filtering; image processing; scientific instrumentation; optical scanners.

## Description

The RTX 2010 is a 16 -bit microcontroller with on-chip timer, an interrupt controller, a multiply-accumulator, and a barrelshifter. It is particularly well suited for very high speed control tasks which must perform arithmetically intensive calculations, including floating point math.

Pin compatible to the RTX 2000, and RTX 2001A, this processor incorporates two 256-word stacks with multitasking capabilities, including configurable stack partitioning and over/underflow interrupt control.

Instruction execution times of one or two machine cycles are achieved by utilizing a stack oriented, multiple bus architecture. The high performance ASIC Bus, which is unique to the RTX= family of products, provides for extension of the microcontroller architecture using off-chip hardware and application specific I/O devices.

RTX Microcontrollers support the C and Forth programming languages. The advantages of this product are further enhanced through the use of the peripherals and development system support Harris provides for the RTX family.
Combined, these features make the RTX 2010 an extremely powerful processor, serving numerous applications in high performance systems.

The RTX 2010 has been designed and fabricated utilizing the Harris Advanced Standard Cell and Compiler Library. As part of the Harris family of compatible cell libraries, the RTX 2010 architecture can also be incorporated into customer ASIC designs.

## RTX 2010 Block Diagram



RTX", RTX $2000^{\circ}$, RTX 2001A". RTX $2010^{\circ}$. Read Time Exprose ${ }^{\circ} \mathrm{M}$, and ASIC Bus ${ }^{\circ}$ are Trademarks of Harris Corporation.
CAUTION: Thees devices are sensitive to dectrostatic discharge. Proper I.C. handing procedures should be followed.
Copyright - Marris Corporation 1900

## Pinouts

84 PIN PGA PACKAGE




NOTE: An overbar on a signd name represents an setive LOW signal.

TABLE 1. PGA AND PLCC PIN/SIGNAL ASSIGNMENTS

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
\& \text { PLCC } \\
\& \text { LEAD }
\end{aligned}
\] \& \begin{tabular}{l}
PGA \\
PIN \\
C6
\end{tabular} \& \(\qquad\) \& TYPE \& \begin{tabular}{l}
PLCC \\
LEAD
\end{tabular} \& \[
\begin{aligned}
\& \text { PGA } \\
\& \text { PIN }
\end{aligned}
\] \& SIGNAL NAME \& TYPE \\
\hline 1
2 \& C6 \& GA02
TCLK \& Output, Address Bus Output \& 43 \& \(J 6\) \& MAOB \& Output Address Bus \\
\hline 3 \& A5 \& INTA \& Output \& 44 \& 17 \& GND \& Ground \\
\hline 4 \& B5 \& NMI \& Input \& 45 \& L7 \& MA09 \& Output; Address Bus \\
\hline 5 \& C5 \& INTSUP \& Input \& 46 \& K7 \& MA10 \& Output, Address Bus \\
\hline 6 \& A4 \& VCC \& Power \& 47 \& L6 \& MA11 \& Output; Address Bus \\
\hline 7 \& B4 \& El1 \& Input \& 48 \& L8 \& MA12 \& Output, Address Bus \\
\hline 8 \& A3 \& EI2 \& Input \& 49
50 \& K8
L9 \& MA13 \& Output; Address Bus \\
\hline 9
10 \& A2 \& El3 \& Input \& 51. \& \(L 9\) \& VCC \& Power \\
\hline 10
1.1 \& B3
A1 \& E14 \& Input \& 52 \& K9 \& MA14 \& Output, Address Bus \\
\hline 12 \& B2 \& RESET \& Input
Input \& 53 \& L11 \& MA16 \& Output Address Bus \\
\hline 13 \& C2 \& WATT \& Input \& 54 \& K10 \& MA17 \& Output, Address Bus \\
\hline 14 \& B1 \& ICLK \& Input \& 55 \& J10 \& MA18 \& Output, Address Bus \\
\hline 15 \& C1 \& GR/ \(\bar{W}\) \& Output \& 56 \& K11 \& MA19 \& Output, Address Bus \\
\hline 16 \& D2 \& GIO \& Output \& 57
58 \& J11

$H 10$ \& GND \& Ground <br>
\hline 17 \& D1 \& GD15 \& I/O; Data Bus \& 58
59 \& H10
H11 \& LDS \& Output <br>
\hline 18 \& E3 \& GD14 \& I/O; Data Bus \& 59
60 \& H11
F10 \& UDS \& Output <br>
\hline 19 \& E2 \& GD13 \& V/O; Data Bus \& 61 \& F10 \& NEW \& Output <br>
\hline 21 \& F2 \& GND \& Ground \& 62 \& G11 \& BCOT \& Output <br>
\hline 22 \& F3 \& GD11 \& I/O; Data Bus
V/O;Data Bus \& 63 \& G9 \& MR/W \& Output <br>
\hline 23 \& G3 \& GD10 \& //O;Data Bus \& 64 \& F9 \& MDOO \& 1/O; Data Bus <br>
\hline 24 \& G1 \& GD09 \& VO; Data Bus \& 65 \& F11 \& MDO1 \& VO; Data Bus <br>
\hline 25 \& G2 \& GD08 \& I/O; Data Bus \& 66 \& E11 \& MD02 \& I/O; Data Bus <br>
\hline 26 \& F1 \& GD07 \& I/O; Data Bus \& 67 \& E10 \& MD03 \& I/O; Data Bus <br>
\hline 27 \& H1 \& VCC \& Power \& 68 \& E9 \& MD04 \& IV; Data Bus <br>
\hline 28 \& H2 \& GD06 \& 1/O; Data Bus \& 69 \& D11 \& GND \& Ground <br>
\hline 29 \& J1 \& GD05 \& V\%; Data Bus \& 70 \& D10 \& MD05 \& VO; Data Bus <br>
\hline 30 \& K1 \& GD04 \& I/O; Data Bus \& 71 \& C11 \& MD06 \& VO; Data Bus <br>
\hline 31 \& J2 \& GD03 \& VO; Data Bus \& 72
73 \& B11 \& MD07 \& VO; Data Bus <br>
\hline 32 \& $\underline{L}$ \& GND \& Ground \& 73
74 \& C10
A11 \& VCC \& Power <br>
\hline 33
34 \& K2 \& GD02 \& I/O; Data Bus \& 74
75 \& A11
B10 \& MD08 \& I/O; Data Bus <br>

\hline 34 \& K3 \& GD01 \& I/O; Data Bus \& 75 \& | B10 |
| :--- |
| 89 |
| 8. | \& MD09 \& VO; Data Bus <br>

\hline 36 \& L3 \& GDOO \& IVO; Data Bus \& 77 \& A10 \& MD10 \& VO; Data Bus <br>
\hline 37 \& K4 \& MAO1 \& Output, Address Bus \& 78 \& A9 \& MD11 \& VO; Data Bus <br>
\hline 38 \& 14 \& MA03 \& Output, Address Bus
Output, Address Bus \& 79 \& B8 \& MD13 \& VO; Data Bus <br>
\hline 39 \& $J 5$ \& MA04 \& Output, Address Bus \& 80 \& A8 \& MD14 \& IO; Data Bus <br>
\hline 40 \& K5 \& MAOS \& Output, Address Bus \& 81 \& 86 \& GND \& Ground <br>
\hline 41 \& L5 \& MA06 \& \& 82
83 \& 87 \& MD15 \& I/O; Data Bus <br>
\hline 42 \& K6 \& MAO7 \& Output; Addrees Bus \& 83
84 \& A7
C7 \& GA00 \& Output Address Bi <br>
\hline
\end{tabular}

TABLE 2. OUTPUT SIGNAL DESCRIPTIONS

| SIGNAL | PLCC <br> LEAD | RESET LEVEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| OUTPUTS DESCRIPTION |  |  |  |
| NEW | 60 | 1 | NEW: A HIGH on this pin indicates that an |
| BROOT | 61 | 1 | BOOT: A HIGH on this pin indicates that Boot Memory is being accessed. This pin can be set or reset by acceseing bit 3 of the Configuration Register. |
| MRNW | 63 | 1 | MEMORY READNWRTE: A LOW on this pin indicates that a Memory Write operation |
| UDS | 59 | 1 | UPPER DATA SELECT: A HIGH on this pin indicates that the high byte of memory (MD15-MDO8) is being accossed. |
| LDS | 58 | 1 | LOWER DATA SELECT: A HIGH on this pin indicates that the low byte of memory (MDO7-MDOO) is boing acceassed. |
| GIO | 16 | 1 | ASIC VO: A LOW on this pin indicates that an ASIC Bus operation is in progres |
| GR/̄W | 15 | 1 | ASIC READ/WRITE: A LOW on this pin indicates |
| PCLK | 62 | 0 | PROCESSOR CLOCK: Runs at half the frequency of ICLK. All processor cycles begin on the rising edge of PCLK. Held low extra cyciee when WAT is aseerted. |
| TCLK | 2 | 0 | TMING CLOCK: Same frequency and phase as PCLK but continues running during Wait orice |
| INTA | 3 | 0 | INTERRUPT ACKNOWLEDGE: A HIGH on this pin indicates that an Interrupt Acknowledge oycle is in progress. |

TABLE 3. INPUT SIGNAL, BUS, AND POWER CONNECTION DESCRIPTIÓNS

| SIGNAL | PLCC <br> Lead | DESCRIPTION |
| :---: | :---: | :---: |
| InPUTS |  |  |
| WATT | 13 | WATT: A HIGH on this pin causes PCLK to be held LOW and the current cycle to be extended. |
| ICLK | 14 | INPUT CLOCK: Internally divided by 2 to generate all or-chip timing (CMOS input leveis). |
| RESET | 12 | A HIGH level on this pin resets the RTX. Must be held high for at least 4 ICLK eycles (Schmitt trigger CMOS input levels). |
| EI2, El1 | 8,7 | EXTERNAL INTERRUPTS 2, 1: Active HIGH level-sensitive inputs to the Interrupt Controller. Sampled on the rising edge of PCLK. See Timing Diagrams for detail. |
| El5-E13 | 11-9 | EXTERNAL INTERRUPTS 5, 4. 3: Dual purpose inputs; active HIGH level-sensitive Interrupt Controller inputs; active HIGH edge-sensitive Timer/Counter inputs. As interrupt inputs, they are sampled on the rising edge of PCLK. See Timing Diagrams for detail. |
| NMI | 4 | NON-MASKABLE INTERRUPT: Active HIGH edge-sensitive Interrupt Controller input capable of interrupting any processor cycle. See the Interrupt Suppression Section (Schmitt trigger CMOS input level's). |
| INTSUP | 5 | INTERRUPT SUPPRESS: A HIGH on this pin inhibits all maskable interrupts, internal and external. |
| ADDRESS BUSES (OUTPUTS) |  |  |
| GA02 | 1 | ASIC ADDRESS: 3-bit ASIC Address Bus, which carries address information for external ASIC devices. |
| GA01 | 84 |  |
| GAOO | 83 |  |
| MA19-MA14 | 56-51 | MEMORY ADDRESS: 19-bit Memory Address Bus, which carries address information for Main Memory. |
| MA13-MA09 | 49-45 |  |
| MA08-MA01 | 43-36 |  |
| DATA BUSES ( $1 / 0$ ) |  |  |
| GD15-GD13 | 17-19 | ASIC DATA: 16-bit bidirectional external ASIC Data Bus, which carries data to and from off-chip 1/O devices. |
| GD12-GD07 | 21-26 |  |
| GD06-GD03 | 28-31 |  |
| GD02-GD00 | 33-35 |  |
| MD15 | 82 | MEMORY DATA: 16 -bit bidirectional Memory Data Bus, which carries data to and from Main Memory. |
| MD14-MD08 | 80-74 |  |
| MD07-MD05 | 72-70 |  |
| MDO4-MD00 | 68-64 |  |
| POWER CONNECTIONS |  |  |
| vcc | $\begin{aligned} & 6,27, \\ & 50,73 \end{aligned}$ | Power supply +5 Volt connections. A $0.1 \mu \mathrm{~F}$, low impedance decoupling capacitor ahould be placed between VCC and GND. This should be located as cloes to the RTX package as possible. |
| GND | $\begin{aligned} & 20,32, \\ & 44,57, \\ & 69,81 \end{aligned}$ | Power supply ground return connections. |

## RTX 2010 Microcontroller

The RTX 2010 is designed around the RTX Processor core which is part of the Harris Standard Cell Library.

This processor core has eight 16-bit internal registers, an ALU, internal data buses, and control hardware to perform instruction decoding and sequencing.

On-chip peripherals which the RTX 2010 includes are Memory Page Controller, an Interrupt Controller, three Timer/ Counters, and two Stack Controllers. Also included are a Multiplier-Accumulator (MAC), a Barrel Shifter, and a Leading Zero Detector for floating point support.
Off-chip user interfaces provide address and data access to Main Memory and ASIC I/O devices, user defined interrupt signals, and Clock/Reset controls.

Figure 1 shows the data paths between the core, on-chip peripherals, and off-chip interfaces.

The RTX 2010 microcontroller is based on a two-stack architecture. These two stacks, which are Last-in-first-out (LIFO) memories, are called the Parameter Stack and the Return Stack

Two internal registers, TOP and NEXT two elements of the 16-bit wide Pa ts are contained in ori- Stack, while the memory")

The top element of the Return Stack is 21 bits wide, and is stored in registers $\boldsymbol{\square}$ and IPR, while the remaining elements are contained in stack memory.

The highly parallel architecture of the RTX is optimized for minimal Subroutine Call/Return overhead. As a result, a Subroutine Call takes one Cycle, while a Subroutine Return is usually incorporated into the preceding instruction and does not add any processor cycles. This parallelism provides for peak execution rates during simultaneous bus operations which can reach the equivalent of 40 million Forth language operations per second at a clock rate of 10 MHz . Typical execution rates exceed 10 million operations per second


## RTX 2010 Operation

Control of all data paths and the Program Counter Register, ( PC ) , is provided by the Instruction Decoder. This hardware determines what function is to be performed by looking at the contents of the Instruction Register, ( IR ), and subsequently determines the sequehce of operations through data path control.

Instructions which do not perform memory accesses execute in a single clock cycle while the next instruction is being fetched.

As shown in Figure 2, the instruction is latched into IR at the beginning of a clock cycle. The instruction is then decoded by the processor. All necessary internal operations are performed simultaneously with fetching the next instruction.

Instructions which access memory require two clock cycles to be executed. During the first cycle of a memory access instruction, the instruction is decoded, the address of the memory location to be accessed is placed on the Memory

Address Bus (MA19-MAO1), and the memory data (MD15MDOO), is read or written. During the second cycle, ALU operations are performed, the address of the next instruction to be executed is placed on the Memory Address Bus, and the next instruction is fetched, as indicated in the bottom half of Figure 2.

## RTX Data Buses and Address Buses

The RTX core bus architecture provides for unidirectional data paths and simultaneous operation of some data buses. This parallelism allows for maximum efficiency of data flow internal to the core.

Addresses for accessing external (off-chip) memory or ASIC devices are output via either the Memory Address Bus (MA19-MA01) or the ASIC Address Bus (GA02-GA00). See Table 3. Extemal data is transferred by the ASIC Data Bus (GD15-GD00) and the Memory Data Bus (MD15-MD00), both of which are bidirectional.


EXECUTION SEQUENCE WITH NO MEMORY DATA ACCESS:


## EXECUTION SEQUENCE WTH MEMORY DATA ACCESS:



FIGURE 2. INSTRUCTION EXECUTION SEOUENCE

## RTX Internal Registers

The core of the RTX 2010 is a macrocell available through the Harris Standard Cell Library. This core contains eight 16-bit internal registers, which may be accessed implicitly or explicitly, depending upon the register accessed and the function being performed.

TOP : The Top Register contains the top element of the Parameter Stack. TOP is the implicit data source or destination for certain instructions, and has no ASIC address assignment. The contents of this register may be directed to any I/O device or to any processor register except the Instruction Register. TOP is also the $T$ input to the ALU. Input to TOP must come through the ALU. This register also holds the most significant 16 bits of 32-bit products and 32-bit dividends.

NEXT : The Next Register holds the second element of the Parameter Stack. NEXT is the implicit data source or destination for certain instructions, and has no ASIC address assignment. During a stack "push", the contents of NEXT are transferred to stack memory, and the contents of TOP are put into NEXT . This register is used to hold the least significant 16 bits of 32-bit products. Memory data is accessed through NEXT , as described in the Memory Access section of this document.
[R : The Instruction Register is actually a latch which contains the instruction currently being executed, and has no ASIC address assignment. In certain instructions, an operand can be embedded in the instruction code, making IR the implicit source for that operand (as in the case of short literals). Input to this register comes from Main Memory (see Tables 12-24 for code information).

CR : The Configuration Register is used to indicate and control the current status/setup of the RTX microcontroller, through the bit assignments shown in Figure 3. This register is accessed explicitly through read and write operations, which cause interrupts to be suppressed for one cycle, guaranteeing that the next instruction will be performed before an Interrupt Acknowledge cycle is allowed to be performed.

PC : The Program Counter Register contains the address of the next instruction to be fetched from Main Memory. At RESET, the contents of PC are set to 0 .

D: The Index Register contains 16 bits of the 21-bit top element of the Retum Stack, and is also used to hold the count for streamed and loop instructions (see Figure 11). In addition, I can be used to hold data and can be written from TOP. The contents of 11 may be accessed in either the push/ pop mode in which values are moved tofirom stack memory as required, or in the read/write mode in which the stack memory is not affected. The ASIC address used for $\square$ determines what type of operation will be performed (see

Table 11). When the Streamed Instruction Mode is used, a count is written to $\boldsymbol{\square}$ and the next instruction is executed that number of times plus one (i.e. count +1 ).
MD : The Multiply/Divide Register holds the divisor during Step Divide operations, while the 32-bit dividend is in TOP and NEXT. MD may also be used as a general purpose scratch pad register.

SR : The Square Root Register holds the intermediate values used during Step Square Root calculations. SR may also be used as a general purpose scratch pad register.

## On-Chip Peripheral Registers

The RTX 2010 has an on-chip Interrupt Controller, a Memory Page Controller, two Stack Controllers, three Timer/Counters, a Multiplier-Accumulator, a Barrel Shifter, and a Leading Zero Detector. Each of these peripherals utilizes on-chip registers to perform its functions.

## TIMER/COUNTER REGISTERS

TC0, TC1, TC2: The Timer/Counter Registers are 16-bit read-only registers which contain the current count value for each of the three Timer/Counters. The counter is decremented at each rising clock edge of TCLK. Reading from these registers at any time does not disturb their contents. The sequence of Timer/Counter operations is shown in Figure 15 in the Timer/Counters section.


FGURE 3. CR BIT ASSIGNMENTS
Motorola" is a registered trademark of Motorola inc. Intel ${ }^{\text {we }}$ is a registered trademark of Intel Corporation

TPO, TP1, TP2 : The Timer Preload Registers are write-only registers which contain the initial 16-bit count values which are written to each timer. After a timer counts down to zero, the preload register for that timer reloads its initial count value to that timer register at the next rising clock edge, synchronously with TCLK. Writing to these registers causes the count to be loaded into the corresponding Timer/ Counter register on the following cycle.

## MULTIPLIER-ACCUMULATOR (MAC) REGISTERS:

MHR : The Multiplier High Product Register holds the most significant 16 bits of the 32-bit product generated by the RTX Multiplier. If the IBC register's ROUND bit is set, this register contains the rounded 16-bit output of the multiplier. In the Accumulator context, this register holds the middle 16 bit of the MAC.

MLR : The Multiplier Lower Product Register holds the least significant 16 bits of the 32-bit product generated by the RTX Multiplier. It is also the register which holds the least significant 16 bits of the MAC Accumulator.

MXR : The MAC Extension Register holds the most significant 16 bits of the MAC Accumulator. When using the Barrel Shifter, this register holds the shift count. When using the Leading Zero Detector, the leading zero count is stored in this register.

## INTERRUPT CONTROLLER REGISTERS

IVR : The Interrupt Vector Register is a read-only register which holds the current Interrupt Vector value. See Figure 4 and Table 7.

IBC : The Interrupt Base/Control Register is used to store the Interrupt Vector base address and to specify configuration information for the processor, as indicated by the bit assignments in Figure 5.

IMR : The Interrupt Mask Register has a bit assigned for each maskable interrupt which can occur. When a bit is set, the interrupt corresponding to that bit will be masked. Only the Non-Maskable Interrupt (NMI) cannot be masked. See Figure 6 for bit assignments for this register.


FGURE 4. IVR BIT ASSIGNMENTS


FIGURE 5. IBC BIT ASSIGNMENTS


FIGURE 6. IMR BIT ASSIGNMENTS

[^0]
## STACK CONTROLLER REGISTERS

SPR : The Stack Pointer Register holds the stack pointer value for each stack. Bits 0-7 represent the next available stack memory location for the Parameter Stack, while bits $8-15$ represent the next available stack memory location for the Return Stack. These stack pointer values must be accessed together, as SPR . See Figure 7.
SVR : The Stack Overflow Limit Register is a write-only register which holds the overflow limit values ( 0 to 255) for the Parameter Stack (bits 0-7) and the Return Stack (bits 815). These values must be written together. See Figure 8.

SUR : The Stack Underflow Limit Register holds the underflow limit values for the Parameter Stack and the Return Stack. In addition, this register is utilized to define the use of substacks for both stacks. These values must be accessed together. See Figure 9.


FIGURE 7. ISPR BIT ASSIGNMENTS


FIGURE 8. SVR BIT ASSIGNMENTS

## MEMORY PAGE CONTROLLER REGISTERS

CPR : The Code Page Register contains the value for the current 32K-word Code page. See Figure 10 for bit field assignments.

IPR : The Index Page Register extends the Index Register ( $\mathbb{D}$ ) by 5 bits; i.e. when a Subroutine Return is performed, the IPR contains the Code page from which the subroutine was called, and comprises the 5 most significant bits of the top element of the Return Stack. See Figure 11. During nonsubroutine operation, writing to $\square$ causes the current Code page value to be written to IPR . Reading or writing directly to IPR does not push the Retum Stack.

DPR : The Data Page Register contains the value for the current 32K-word Data page. See Figure 12 for bit field assignments.

UPR : The User Page Register contains the value for the current User page. See Figure 13 for bit field assignments.

UBR : The User Base Address Register contains the base address for User Memory Instructions. See Figure 13 for bit field assignments.


FIGURE 10. CPR BIT ASSIGNMENTS

Bk Assignments During Subroutine Operations


Bh Assignments Durina Non Subroutine Operations


FGUURE 11. $\square$ AND IPR BIT ASSIGNMENTS

## Initialization of Registers

Initialization of the on-chip registers occurs when a HIGH level on the RTX RESET pin is held for a period longer than four ICLK cycles. While the RESET input is HIGH, the TCLK and PCLK clock outputs are held reset in the LOW state.

Table 4 shows initialization values and ASIC addresses for the on-chip registers. As indicated, both the PC and the CPR are cleared and execution begins at page 0 , word 0 when the processor is reset.

The RESET has a Schmitt trigger input, which allows the use of a simple RC network for generation of a power-on RESET signal. This helps to minimize the circuit board space required for the RESET circuit.

To ensure reliable operation even in noisy embedded control environments, the RESET input is filtered to prevent a reset caused by a glitch of less than one ICLK cycle.


FIGURE 12. DFR BIT ASSIGNMENTS


FIGURE 13. UPR AND UBR BIT ASSIGNMENTS

TABLE 4. REGISTER INITIALIZATION AND ASIC ADDRESS ASSIGNMENTS

| REGISTER | $\begin{aligned} & \text { HEX } \\ & \text { ADDR } \end{aligned}$ | INITIALIZED CONTENTS | DESCRIPTION/COMMENTS |
| :---: | :---: | :---: | :---: |
| TOP |  | $\bigcirc 0000000000000000$ | Top Registor |
| NEXT |  | 1111111111111111 | Next Register |
| (1) |  | 0000000000000000 | Instruction Register |
| [ | $\begin{aligned} & \mathrm{OH} \mathrm{H} \\ & \mathrm{O} 1 \mathrm{H} \end{aligned}$ $\mathrm{O} 2 \mathrm{H}$ | 1111111111111111 | Index Register |
| CR | 03H | 0100000000001000 | Configuration Register: Boot=1; Internipts disabled; Byte Order=0. |
| MD | 04H | 1111111111111111 | Multiply/Divide Register |
| SR | 06H | 0000001000000000 | Square Root Register |
| PC | 07H. | 0000000000000000 | Program Counter Register |
| IIIR | 08H | 0000000000000000 | Interrupt Mask Registor |
| SPR | 09H | 0000000000000000 | Stack Pointer Register: The beginning address for each stack is set to a value of ' 0 '. |
| SUR | OAH | 0000011100000111 | Stack Underflow Limit Reglstor |
| IVR | OBH | 0000001000000000 | Interrupt Vector Register: Read only; this register holds the current Interrupt Vector value, and is initialized to the "No Interrupt" value. |
| SVR | OBH | 1111111111111111 | Stack Overflow Limit Reglster: Write-only, Each stack limit is set to its maximum value. |
| [1PR | OCH | 0000000000000000 | Index Page Register |
| DPR | ODH | 0000000000000000 | Data Page Registor: The Data Address Page is set for page ' 0 '. |
| UPR | OEH | 0000000000000000 | User Page Register: The User Address Page is set for page ' 0 '. |
| CPR | OFH | 0000000000000000 | Code Page Register: The Code Address Page is set for page ' 0 '. |
| [BC | 10H | 0000000000000000 | Intorrupt Base/Control Register |
| UBR | 11 H | 0000000000000000 | User Base Address Register: The User base address is set to ' $O$ ' within the User page. |
| MXP | 12 H | 0000000000000000 | MAC Extonston Register |
| TCO / TPO | 13H | 0000000000000000 | Timer/Counter Regiater 0: Set to time out after 65536 clock periods or events. |
| TC1/TP1 | 14H | 0000000000000000 | Timer/Counter Register 1: Set to time out atter $\mathbf{6 5 5 3 6}$ clock periods or events. |
| TC2 / TP2 | 15H | 0000000000000000 | Timer/Counter Regiater 2: Set to time out after 65536 clock periods or events. |
| MLR | 16H | 0000000000000000 | Multiplier Lower Product Register |
| MHR | 17H | 0000000000000000 | Multiplior High Product Register |

## Dual Stack Architecture

The RTX 2010 features a dual stack architecture. The two 256-word stacks are the Parameter Stack and the Return Stack, both of which may be accessed in parallel by a single instruction, and which minimize overhead in passing parameters between subroutines. The functional structure of each of these stacks is shown in Figure 14.
The Parameter Stack is used for temporary storage of data and for passing parameters between subroutines. The top two elements of this stack are contained in the TOP and NEXT registers of the processor, and the remainder of this stack is located in stack memory. The stack memory assigned to the Parameter Stack is 256 words deep by 16 bits wide.

The Return Stack is used for storing return addresses when performing Subroutine Calls, or for storing values temporarily. Because the RTX 2010 uses a separate Return Stack, it can call and return from subroutines and interrupts with a minimum of overhead. The Return Stack is 21 bits wide. The 16-bit Index Register, $\square$, and the 5-bit Index Page Register, IPR , hold the top element of this stack, while the remaining elements are located in stack memory. The stack memory portion of the Return Stack is 21 bits wide, by 256 words deep.

The data on the Return Stack takes on different meaning, depending upon whether the Return Stack is being used for temporary storage of data or to hold a return address during a subroutine operation (Figure 11).

## RTX 2010 STACK CONTROLLERS

The two stacks of the RTX 2010 are controlled by identical Programmable Stack Controllers.

The operation of the Programmable Stack Controlers depends on the contents of three registers. These registers are SPR , the Stack Pointer Register, SVR, the Stack Overflow Limit Register, and SUR , the Stack Underflow Limit Register (see Figures 7, 8, and 9).

SPR contains the location of the next stack memory location to be accessed in a stack push (write) operation. After a push, the SPR is incremented (post-increment operation). In a stack pop (read) operation, the stack memory location with an address one less than the SPR will be accessed, and then the SPR will be decremented (pre-decrement operation). At start-up, the first stack location to have data pushed into it is location zero.
Upper and lower limit values for the stacks are set into the Stack Overflow Limit Register and in the Stack Underflow Limit Register. These values allow interrupts to be generated prior to the occurrence of stack overfiow or underflow error conditions (see section on Stack Error Conditions for more detail). Since the RTX 2010 can take up to four clock cycles to respond to an interrupt, the values set in these registers should include a safety margin which allows valid stack operation until the processor executes the interrupt service routine.


FIGURE 14. DUAL STACK ARCHITECTURE

## SUBSTACKS

Each 256-word stack may be subdivided into up to eight 32 word substacks, four 64 word substacks, or two 128 word substacks. This is accomplished under hardware control for simplified management of multiple tasks. Stack size is selected by writing to bits 1 and 2 of the ISUR for the Parameter Stack, and bits 9 and 10 for the Return Stack.

Substacks are implemented by making bits 5-7 of the SPR (for the Parameter Stack) and bits 13-15 of the ISPR (for the Return Stack) control bits. For example, if there were eight 32 word substacks implemented in the Parameter Stack, bits 5-7 of the SPR are not incremented, but instead are used as an offset pointer into the Parameter Stack to indicate the beginning point (i.e. substack number) of each 32 word substack implemented. Because of this, a particular substack is selected by writing a value which contains both the stack pointer value and the substack number to the SPR.

Each stack has a Stack Start Flag (PSF and RSF) which is used for stack error detection (not for the stack pointer). For the Parameter Stack, the Start Flag is bit zero of the SUR , and for the Return Stack it is bit eight. If the Stack Start Flag is one, the stack starts at the bottom of the stack or substack (location 0 ). If the Stack Start Flag is zero, the substack starts in the middle of the stack. An exception to this occurs if the overflow limit in SVR is set for a location below the middle of the stack. In this case, the stacks always start at the bottom locations. See Table 5 for the possible stack configurations. Manipulating the Stack Start Flag provides a mechanism for creating a virtual stack in memory which is maintained by interrupt driven handers.

Possible applications for substacks include use as a recirculating buffer (to allow quick access for a series of repeated values such as coefficients for polynomial evaluation or a digital filter), or to $\log$ a continuous stream of data until a triggering event (for analysis of data before and after the trigger without having to store all of the incoming data). The latter application could be used in a digital oscilloscope or logic analyzer.

## STACK ERROR CONDITIONS

Stack errors include overflow, underflow, and fatal errors. Overflows occur when an attempt is made to push data onto a full stack. Since the stacks wrap around, the result is that existing data on the stack will be overwitten by the new data when an overfiow occurs. Underflows occur when an attempt is made to pop data off an empty stack, causing invalid data to be read from the stack. In both cases, a buffer
zone may be set up by initializing SVR and SUR so that stack error interrupts are generated prior to an actual overflow or underflow. The limits may be determined from the contents of SVR and SUR using Table 5. The state of all stack errors may be determined by examining the five least significant bits of IBC, where the stack error flags may be read but not written to. All stack error flags are cleared whenever a new value is written to SPR

FATAL STACK ERROR: Each stack can also experience a fatal stack error. This error condition occurs when an attempt is made to push data onto or to pop data off of the highest location of the substack. It does not generate an interrupt (since the normal stack limits can be used to generate the interrupt). The fatal errors for the stacks are logically OR'ed together to produce bit 0 of the Interrupt Base Control Register, and they are cleared whenever SPR is written to. The implication of a fatal error is that data on the stack may have been corrupted or that invalid data may have been read from the stack.

## RTX 2010 Timer/Counters

The RTX 2010 has three 16-bit timers, each of which can be configured to perform timing or event counting. All decrement synchronously with the rising edge of TCLK. Timer registers are readable in a single machine cycle.

The timer selection bits of the IBC determine whether a timer is to be configured for external event counting or internal time-base timing. This configures the respective counter clock inputs to the on-chip TCLK signal for internal timing, or to the EI5-El3 input pins for external signal event counting. EI5, E14, and EI3 are synchronized internally with TCLK. See Table 6 for Timer/Clock selection by IBC bit values.

The timers ( TC0 , TC1 and TC2) are all free-running, and when they time out, they reload automatically with the programmed initial value from their respective Timer Preload Registers ( TPO $\rightarrow$ TC0, TP1 $\rightarrow$ TC1, and TP2 $\rightarrow$ TC2 ), then continue timing or counting.

Each timer provides an output to the Interrupt Controller to indicate when a time-out for the timer has occurred.

The RTX 2010 can determine the state of a timer at any time either by reading the timer's value, or upon a time-out by using the timer's interrupt (see the Interrupt Controller section for more information about how timer interrupts are handled). Figure 15 shows the sequence of Timer/Counter operations.

TABLE 5. STACK/SUBSTACK CONFIGURATIONS FOR GIVEN CONTROL BIT SETTINGS

| CONTROL BIT SETTINGS |  |  |  |  |  |  | PARAMETER STACK CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SVR |  |  |  | SUR |  |  | STACK SIZE WORDS |  |  |  |  |  |  |  | CK | RANG |  |  |  |  |  |  |  |
|  |  |  |  | LOWEST ADDRESS | HIGHEST ADDRESS |  |  |  |  |  |  |  |
| V7 | V6 | V5 | V4 |  |  |  | U2 | U1 | U0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $x$ | X | X | 0 | 0 | 0 | . x |  | 32 | P7 | P6 | P5 | 0 | 0 | 0 | 0 | 0 | P7 | P6 | P5 | 1 | 1 | 1 | 1 | 1 |
| x | X | $x$ | 1 | 0 | 0 | 0 |  | 32 | P7 | P6 | P5 | 0 | 0 | 0 | 0 | 0 | P7 | P6 | P5 | 1 | 1 | 1 | 1 | 1 |
| X | $x$ | x | 1 | 0 | 0 | 1 | 32 | P7 | P6 | P5 | 0 | 0 | 0 | 0 | 0 | P7 | P6 | P5 | 1 | 1 | 1 | 1. | 1 |
| $x$ | $x$ | 0 | $x$ | 0 | 1 | $x$ | 64 | P7 | P6 | 0 | 0 | 0 | 0 | 0 | 0 | P7 | P6 | 1 | 1. | 1 | 1 | 1 | 1 |
| $x$ | $x$ | 1 | $x$ | 0 | 1 | 0 | 64 | P7 | P6 | 0 | 0 | 0 | 0 | 0 | 0 | P7 | P6 | 1 | 1 | 1 | 1 | 1 | 1 |
| $x$ | $x$ | 1 | $x$ | 0 | 1 | 1 | 64 | P7 | P6 | 0 | 0 | 0 | 0 | 0 | 0 | P7 | P6 | 1 | 1 | 1 | 1 | 1 | 1 |
| $x$ | 0 | X | $x$ | 1 | 0 | $x$ | 128 | P7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $x$ | 1 | $x$ | $x$ | 1 | 0 | 0 | 128 | P7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| X | 1 | $x$ | $x$ | 1 | 0 | 1 | 128 | P7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | X | X | $x$ | 1 | 1 | X | 256 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | $x$ | X | $x$ | 1 | 1 | 0 | 256 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1. |
| 1. | X | X | X | 1 | 1 | 1 | 256 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1. | 1 | 1 | 1 | 1 | 1 |
| CONTROL BIT SETTINGS |  |  |  |  |  |  | RETURN STACK CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SVR |  |  |  | SUR |  |  | STACK SIZE WORDS | STACK RANGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | LOWEST ADDRESS | HIGHEST ADDRESS |  |  |  |  |  |  |  |
| V15 | V14 | V13 | V12 |  |  |  | U10 | U9 | 48 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| X | X | X | 0 | 0 | 0 | $x$ |  | 32 | P15 | P14 | P13 | 0 | 0 | 0 | 0 | 0 | P15 | P14 | P13 | 1 | 1 | 1 | 1 | 1 |
| $x$ | $x$ | $x$ | 1. | 0 | 0 | 0 |  | 32 | P15 | P14 | P13 | 0 | 0 | 0 | 0 | 0 | P15 | P14 | P13 | 1 | 1 | 1 | 1 | 1 |
| $x$ | $x$ | $x$ | 1 | 0 | 0 | 1 | 32 | P15 | P14 | P13 | 0 | 0 | 0 | 0 | 0 | P15 | P14 | P13 | 1 | 1 | 1 | 1 | 1 |
| x | X | 0 | X | 0 | 1 | $x$ | 64 | P15 | P14 | 0 | 0 | 0 | 0 | 0 | 0 | P15 | P14 | 1 | 1 | 1 | 1 | 1 | 1 |
| X | X | 1 | X | 0 | 1 | 0 | 64 | P15 | P14 | 0 | 0 | 0 | 0 | 0 | 0 | P15 | P14 | 1 | 1 | 1 | 1 | 1 | 1 |
| X | X | 1 | X | 0 | 1 | 1 | 64 | P15 | P14 | 0 | 0 | 0 | 0 | 0 | 0 | P15 | P14 | 1 | 1. | 1 | 1 | 1 | 1 |
| $x$ | 0 | $x$ | $x$ | 1 | 0 | $x$ | 128 | P15 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P15 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $x$ | 1 | $x$ | X | 1 | 0 | 0 | 128 | P15 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P15 | 1 | 1 | 1 | 1 | 1 | 1 | 1. |
| $x$ | 1 | X | X | 1 | 0 | 1 | 128 | P15 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P15 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | $x$ | $x$ | $x$ | 1 | 1 | $x$ | 256 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | X | X | X | 1 | 1 | 0 | 258 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1. | 1 | 1 | 1 | 1 |
| 1 | X | X | X | 1 | 1 | 1 | 256 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1. | 1 | 1 | 1 | 1 | 1 |


| CONTROL BIT SETTINGS |  |  |  |  |  | PARAMETER STACK CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SVR |  |  |  | SUR |  | FATALLIMIT |  |  |  |  |  |  |  | UNDERFLOW LIMIT |  |  |  |  |  |  |  | OVERFLOW LIMIT |  |  |  |  |  |  |  |
| V7 | vo | v5 | va | 42 | U1 U0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| X | $x$ | $x$ | 0 | 0 | $0 \times$ | P7 | P6 | P5 | 1 | 1 | 1 | 1 | 1 | P7 | P8 | P5 | 0 | 46 | U5 | 14 | U3 | P7 | P6 | P5 | 0 | V3 | V2 | V1 | vo |
| $x$ | $x$ | $x$ | 1 | 0 | 00 | P7 | P6 | P5 | 0 | 1 | 1 | 1 | 1 | P7. | P6 | P5 | 1 | 4 | U5. | 44 | U3 | P7 | P8 | P5 | 0 | v3 | V2 | v1 | vo |
| $x$ | X | x | - | 0 | 01 | P7 | P6 | PS | 1 | 1 | 1 | 1 | 1 | P7 | P8 | P5 | 0 | 45 | Us | 44 | U3 | P7 | P6 | P5 | 1 | v3 | V2 | v1 | vo |
| $x$ | x | 0 | x | 0 | $1 \times$ | P7 | P6 | 1 | 1. | 1 | 1 | 1 | 1 | P7 | P8 | 0 | 47 | U6 | U5 | 44 | U3 | P7 | P6 | 0 | V4 | $v 3$ | V2 | v1. | vo |
| x | x | 1 | $x$ | 0 | 10 | P7 | P6 | 0 | 1 |  | 1 | 1 | 1 | P7 | P6 | 1 | 47 | U6 | US | 44 | U3 | P7 | P6 | 0 | V4 | v3 | V2 | v1 | vo |
| $x$ | X | 1 | $x$ | 0 | 11 | P7 | P6 | 1 | 1 | 1 | 1 | 1 | 1 | P7 | P6 | 0 | 47. | U6 | U5 | 44 | U3 | P7 | P6 | 1 | V4 | v3 | V2 | v1 | vo |
| $x$. | 0. | x | x | 1 | $0 \times$ | P7 | 1 | 1 | 1. | 1 | 1 | 1 | 1 | P7 | 0 | 0 | 47 | U6 | US | 44 | U3 | P7 | - | vs | V4 | $v 3$ | v2 | v1 | vo |
| x | 1 | x | x | 1 | 00 | P7 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | P7 | 1 | 0 | U7 | U6 | U5 | 44 | 43 | P7 | 0 | v5 | V4 | v3 | V2 | V1 | vo |
| $x$ | 1 | X | X | 1 | 01 | P7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | P7 | 0 | 0 | U7 | U6 | U5 | 44 | U3 | P7 | 1 | Vs | V4 | v3 | V2 | vi | vo |
| 0 | x | $x$ | $\times$ | 1 | x | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | - | 0 | 0 | 47 | U8 | US | U4 | U3 | 0 | ve | v5 | v4 | v3 | V2 | v1 | vo |
| 1 | X | X | X | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 47 | U6 | U5 | 44 | 43 | 0 | V6 | vs | V4 | v3 | V2 | $\mathrm{V}_{1}$ | vo |
| 1 | X | x | x | 1 | 11 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 07 | U6 | Us | 44 | U3 | 1 | V8 | V5 | $\mathrm{V}_{4}$ | V3 | V2 | V1 | vo |
| CONTROL BIT SETTING |  |  |  |  |  | PARAMETER STACK Configuration |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SVR |  |  |  | SUR |  | ATAL LIMIT |  |  |  |  |  |  |  | UNDERFLOW LIMIT |  |  |  |  |  |  |  | OVERFLOW LIMIT |  |  |  |  |  |  |  |
| V15 | v14 | V13 | V12 | U10 | Us us | 7 | E | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 0 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $x$ | x | x | 0 | 0 | 0 x | P15 | P14 | P13 | 1 | 1 | 1 | 1 | 1 | P15 | P14 | P13 | 0 | U14 | U13 | U12 | U11 | P15 | P14 | P13 | 0 | V11 | V10 | V9 | v8 |
| x | x | X | 1 | 0 | 00 | P15 | P14 | P13 | 0 | 1 | 1 | 1 | 1 | P15 | P14 | P13 | , | U14 | U13 | U12 | U11 | P15 | P14 | P13 | 0 | V11 | V10 | v9 | v8 |
| x | X | X | 1 | 0 | 01 | P15 | P14 | P13 | 1 | 1 | . 1 | 1 | 1 | P15 | P14 | P13 | 0 | U14 | U13 | U12 | U11 | P15 | P14 | P13 | 1 | V11 | V10 | v9 | v8 |
| x | x | 0 | $x$ | 0 | $1 \times$ | P15 | P14 | 1 | 1 | 1 | 1 | 1 | 1 | P15 | P14 | 0 | U15 | U14 | U13 | U12 | U11 | P15 | P14 | 0 | V12 | V11 | V10 | v9 | v8 |
| $\stackrel{x}{x}$ | x | 1 | $x$ | 0 | 10 | P15 | P14 | 0 | 1 | 1 | 1 | 1 | 1 | P15 | P14 | 1 | 415 | 414 | U13 | U12 | U11 | P15 | P14 | 0 | V12 | Vi1. | V10 | vo | vs |
| x | X | 1 | x | 0 | 11 | P15 | P14 | 1 | 1 | 1 | 1 | 1 | 1 | P15 | P14 | 0 | U15 | 014 | U13 | U12 | U11 | P15 | P14 |  | V12 | V11 | V10 | v9 | v8 |
| x | 0 | x | $x$ | 1 | 0 X | P15 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | P15 | 0 | 0 | 415 | U14 | U13 | U12 | U11 | P15 | 0 | V13 | V12 | V11 | V10 | v9 | vo |
| x | 1 | $x$ | $x$ | 1 | 00 | P15 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | P15 | 1 | 0 | 415 | 414 | U13 | U12 | U11 | P15 | 0 | V13 | V12 | V11. | V10 | v9 | vo |
| x | 1 | X | x | 1 | 0.1 | P15 | 1 | 1 | 1 | 1. | 1 | 1 | 1 | P15 | 0 | 0 | 415 | U14 | U13 | U12 | U11 | P15 | 1 | V13 | V12 | V11 | V10 | v9 | ve |
| 0 | x | ${ }^{x}$ | x | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | U15 | 414 | U13 | U12 | Ui1 | 0 | V14 | V13 | V12 | vil | V10 | v9 | v8 |
| 1 | X | x | $\times$ | , | 10 | 0 | 1 | 1 | 1 | 1 |  |  | 1 | 1 | 0 | 0 | U15 | 14 | U13 | U12 | U11 | 0 | V14 | V13 | V12 | V11 | V10 | vo | vs |
| 1 | X | x | x | 1 | 11 | 1 | 1 | 1. | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 415 | U14 | U13 | U12 | U11 | 1. | V14 | v13 | V12 | V11. | v10 | v9 | v8 |

NOTES: 1. Sprit Stack Poinier Regieter, SVF: Stack Overtow Register, SUR: Stack Undertow Register

## 2. PO . . P15: SPR Ble, VO . . V1S: SVFi Ble, UO . . U15: SUR Bits

3. The Overfow Limik is the atack menory addrese at which an overtow condition will occur during a stack write operation
4. The Undertiow Limit is the ataek memory addreses bolow which an underflow condition will occur during a stack read operation
5. The Fala Limik is the stack memory addreses at which a fatal error condition will oceur during a stack read or write operation.
6. Stack error conditions remain in elfect unall a now value is written to the SPR.
7. Stacks and sub-stacks are circular. affer wriking to the higeat location in the stack, the next location to be wrikten to will be the loweat location; after reading the loweat location, the higheat location will be read next.


FIGURE 15. RTX2010 TIMER/COUNTER OPERATION

TABLE 6. TIMER/CLOCK SECTION

| IBC BIT VALUES |  | TIMER CLOCK SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BIT 09 BIT 08 | TC2 | TC1 | TCO |  |
| 0 | 0 | TCLK | TCLK | TCLK |
| 0 | 1 | TCLK | TCLK | EI3 |
| 1 | 0 | TCLK | E14 | EI3 |
| 1 | 1 | EI5 | EI4 | EI3 |

## RTX 2010 Interrupt Controller

The RTX 2010 Interrupt Controller manages interrupts for the RTX 2010 Microcontroller core. Its sources include two onchip peripherals and six external interrupt inputs. The two classes of on-chip peripherals. that produce interrupts are the Stack Controllers and the Timer/Counters.

## INTERRUPT CONTROLLER OPERATION

When one of the interrupt sources requests an interrupt, the Interrupt Controller checks whether the interrupt is masked in the Interrupt Mask Register. If it is not, the controller attempts to interrupt the processor. If processor interrupts are enabled (bit 4 of the Configuration Register), the processor will execute an Interrupt Acknowledge cycle, during which it disables interrupts to ensure proper completion of the INTA cycle.

In response to the Interrupt Acknowledge cycle, the Interrupt Controller places an Interrupt Vector on the internal ASIC Bus, based on the highest priority pending interrupt The processor performs a special Subroutine Call to the address in Memory Page 0 contained in the vector. This special subroutine call is different in that it saves a status bit on the Return Stack indicating the call was caused by an interrupt. Thus, when the Interrupt Handler executes a Subroutine Return, the processor knows to automatically re-enable interrupts. Before the Interrupt Handler returns, it must ensure that the condition that caused the interrupt is cleared. Otherwise the processor will again be interrupted immediately upon its return.

Processor interrupts are enabled and disabled by clearing and setting the Interrupt Disable Flag. When the RTX is reset, this flag is set (bit 04 of the CR $=1$ ), disabling the interrupts. This bit is a write-only bit that always reads as 0 ,
allowing interrupts to be enabled in only 2 cycles with a simple read/write operation in which the processor reads the bit value, then writes it back to the same location. The actual status of the Interrupt Disable Flag can be read from bit 14 of CR .
During read and write operations to the Configuration Register, (CR ), interrupts are inhibited to allow the program to save and restore the state of the interrupt Enable bit.
In addition to disabling interrupts at the processor level, all interrupts except the Non-Maskable Interrupt (NMI) can be individually masked by the Interrupt Controller by setting the appropriate bit in the Interrupt Mask Register (INIR). Resetting the RTX 2010 causes all bits in the IMR to be cleared, thereby unmasking all interrupts.
The NMI on the RTX 2010 has two modes of operation which $v$ are controlled by the NMI_MODE Flag (bit 11 of the CRi). When this bit is cleared ( 0 ), the NNII can not be maskect, and can interrupt any cycle. This allows a fast response to the NMI, but does not allow a return from interrupt to operate correctly. This is the NMI mode that is implemented on the RTX 2000 and RTX 2001A. NMI_MODE is cleared when the processor is Reset. When NMI_MODE is set (1), a return from the NMI service routine will result in the processor continuing execution in the state it was in when it was interrupted. When in this second mode NMI may be inhibited by the processor during certain critical operations (see INTERRUPT SUPPRESSION), and may, therefore; not be serviced as quickly as the first mode of operation. When servicing an NMI with NMI_MODE set to 1 (reflected by bit 12 of the CR being set), further NMIs and maskable interrupts are disabled until the NMI Interrupt Service Routine has completed, and a retum from interrupt has been executed.

TABLE 7. INTERRUPT SOURCES, PRIORITIES AND VECTORS

| PRIORITY | INTERRUPT SOURCE |  | SENSITIVITY | $\frac{\text { IMRI }}{\text { BIT }}$ | VECTOR ADDRESS BITS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 09 |  | 08 | 07 | 08 | 05 |
| 0 (High) | NMI | Non-Mackable interrupt |  | Pos Edge | N/A | 0 | 1 | 1 | 1 | 1 |
| 1 | E11 | External Interupt 1 | High Leval | 01 | 0 | 1 | 1 | 1 | 0 |
| 2 | PSU | Parameter Stack Undertiow | High Leval | 02 | 0 | 1 | 1 | 0 | 1 |
| 3 | RSU | Retum Stack Underfow | High Leval | 03 | 0 | 1 | 1 | 0 | 0 |
| 4 | PSV | Parameter Stack Overflow | High Leval | 04 | 0 | 1 | 0 | 1 | 1 |
| 5 | Rev | Return Stack Overtiow | High Leval. | 05 | 0 | 1 | 0 | 1 | 0 |
| 6 | E2 | External Interupt 2 | High Leval | 06 | 0 | 1 | 0 | 0 | 1 |
| 7 | TCH | Timer/Counter 0 | Edge | 07 | 0 | 1 | 0 | 0 | 0 |
| 8 | TCl1 | Timer/Counter 1 | Edge | 08 | 0 | 0 | 1 | 1 | 1 |
| 9 | TCi2 | Timer/Counter 2 | Edge | 09 | 0 | 0 | 1 | 1 | 0 |
| 10 | E13 | External Interrupt 3 | High Leval | 10 | 0 | 0 | 1 | 0 | 1 |
| 11 | El4 | External Interrupt 4 | High Leval | 11 | 0 | 0 | 1 | 0 | 0 |
| 12 | El5 | External interrupt 5 | High Leval | 12 | 0 | 0 | 0 | 1 | 1 |
| 13 (Low) | SWI | Softwere Interrupt | High Leval | 13 | 0 | 0 | 0 | 1 | 0 |
| N/A | None | No interrupt | NA | N/A | 1 | 0 | 0 | 0 | 0 |

The interrupt Controller prioritizes interrupt requests and generates an interrupt Vector for the highest priority interrupt request. The address that the vector points to is determined by the source of the interrupt and the contents of the Interrupt Base/Control Register ( IBC ). See Figure 4 for the Interrupt Vector Register bit assignments. Because address bits MA19-MA16 are always zero in an Interrupt Acknowledge cycle, the entry point to the Interrupt Handlers must reside on Memory Page zero.

Because address bits MA04-MAO1 are always zero in an Interrupt Acknowledge cycle, Interrupt Vectors are 32 bytes apart. This means that Interrupt Handler routines that are 32 bytes or less can be compiled directly into the Interrupt Table. Interrupt Handers greater than 32 bytes must be compiled separately and called from the Interrupt Table.
The rest of the vector is generated as indicated in Table 7. To guarantee that the Interrupt Vector will be stable during an INTA cycle, the interrupt Controller inhibits the generation of a new interrupt Vector while INTA is high, and will not begin generating a new Interrupt Vector on either edge of INTA.
The Interrupt Vector can also be read from the Interrupt Vector Register (IVR ) directly. This allows interrupt requests to be monitored by software, even if they are disabled by the processor. If no interrupts are being requested, bit 09 of the IVR will be 1.

External interrupts EI5-EI1 are active HIGH level-sensitive inputs. (Note: When used as Timer/Counter inputs, El3-El1 are edge sensitive). Therefore, the Interrupt Handlers for these interrupts must clear the source of interrupt prior to returning to the interrupted code. The external NMI, however, is an edge-sensitive input which requires a rising edge to request an interrupt The NMI input also has a glitch filter circuit which requires that the signal that initiates the NMI must last at least two cycles of ICLK.

Finally, a mechanism is provided by which an interrupt can be requested by using a software command. The Software Interrupt (SWI) is requested by executing an instruction that will set an intemal flip-flop attached to one input of the Interrupt Controler. The SWI is reset by executing an instruction that clears the flip-flop. The flip-fiop is accessed by I/O Reads and Writes.

Because the SWI interrupt may not be serviced immediately, the instructions which immediately follow the SWI instruction should not depend on whether or not the interrupt has been serviced, and should cause a one- or two-cycle idle condition (Typically, this is done with one or two NOP instructions).

If an interrupt condition occurs, but "goes away" before the processor has a chance to service 14 , a "No interrupt" vector is generated. A "No interrupt" vector is also generated if an Interrupt Acknowiedge cycle takes less than two cycles to execute and no other interrupt conditions need to be serviced.

To prevent unforseen errors, it is recommended that valid code be supplied at every Interrupt Vector location, including the "No Interrupt" vector, which should always be initialized with valid code.

It is recommended that Interrupt Handlers save and restore the contents of CR.

## INTERRUPT SUPPRESSION

The RTX 2010 allows maskable interrupts and Mode 1 NMIs (the NMI_MODE Flag in bit 11 of the CR is set) to be suppressed, delaying them temporarily while critical operations are in progress. Critical operations are instruction sequences and hardware operations that, if interrupted, would result in the loss of data or misoperation of the hardware.
Standard critical operations during which interrupts are automatically suppressed by the processor include Streamed instructions (see the description of the $\boldsymbol{\square}$ register), Long Call sequences (see "Subroutine Calls and Returns"), and loading CR . In addition to this, extemal devices can also suppress maskable interrupts during critical operations by applying a HIGH level on the INTSUP pin for as long as required.
Since the Mode O NMI (the NMI_MODE Flag in bit 11 of the CR is cleared) can cause the processor to perform an Interrupt Acknowledge Cycle in the middle of these critical operations, thereby preventing a normal return to the interrupted instruction, a Subroutine Return should be used with care from a Mode 0 NMI service routine. The Mode 0 NMI should be used only to indicate critical system errors, and the Mode 0 NMI handler should re-initialize the system.
Interrupts which have occurred while interrupt suppression is in effect will be recognized on a priority basis as soon as the suppression terminates, provided the condition which generated the interrupt still exists.

## STACK ERROR INTERRUPTS

The Stack Controllers request an interrupt whenever a stack overflow or underflow condition exists. These interrupts can be cleared by rewriting SPR. See the section on "Dual Stack Architecture" for more information regarding how the limits set into SVR and ISUR are used.
STACK OVERFLOW: A stack overflow occurs when data is pushed onto the stack location pointed to by the SVR , as determined in Table 5. After the processor is reset, this is location 255 in either the Parameter Stack or Return Stack. A stack overfiow interrupt request stays in effect until cleared by writing a new value to the SPR . In addition to generating an interrupt, the state of the stack overflow flags may be read out of the IBC, bit 3 for the Parameter Stack, and bit 4 for the Return stack. See Figures 5, 7 and 8.
STACK UNDERFLOW: The stack underflow limit occurs when data is popped off the stack location immediately below that pointed to by the SUR, as determined in Table 5. The state of the stack underfiow error flags may be read out of bits 1 and 2 of the IBC for the Parameter and Retum stacks respectively. In the reset state of the SUR , an underflow will be generated at the same time that a fatal error is detected. An underflow buffer region can be set up by selecting an underfiow limit greater than zero by writing the corresponding value into the SUR. The stack underflow interrupt request stays in effect until a new value is written into the SPR , at which time it is cleared.

## TIMER/COUNTER INTERRUPTS

The timers generate edge-sensitive interrupts whenever they are decremented to 0 . Because they are edge-sensitive and are cleared during an interrupt Acknowledge cycle or during the direct reading of IVR by software, no action is required by the handlers to clear the interrupt request.

## The RTX 2010 ALU

The RTX 2010 has a 16 -bit ALU capable of performing standard arithmetic and logic operations:

- ADD and SUBTRACT (A-B and B-A; with and without carry)
- AND, OR, XOR, NOR, NAND, XNOR, NOT

The TOP and NEXT registers can also undergo single bit shifts in the same cycle as a logic or arithmetic operation.
In Figure 16, the control and data paths to the ALU are shown. Except for TOP and NEXT, each of the internal core registers can be addressed explicitly, as can other internal registers in special operations such as in Step instructions. In each of these cases, the input would be addressed as a device on the ASIC Bus.

When executing these instructions, the arithmetic/logic operand (a) starts out in TOP and is placed on the T-bus. Operand (b) arrives at the ALU on the Y-bus, but can come from one of the following four sources: NEXT ; an internal register; an ASIC Bus device; or from the 5 least significant bits of IR . The source of operand (b) is determined by the instruction code in IR. The result of the ALU operation is placed into TOP.

Step Arithmetic instructions which are performed through the ALU are divide and square root. Execution of each step of the arithmetic operation takes one cycle, a 32/16-bit Step Divide takes 21 cycles, and a 32/16-bit Step Square Root takes 25 cycles. Sign and scaling functions are controlled by the ALU function and shift options, which are part of the coded instruction contained in IR. See Table 24 and the Programmer's Reference Manual for details.
Unsigned Step Divide operation assumes a double precision (32-bit) dividend, with the most significant word placed in TOP, the less significant word in NEXT, and the divisor in MD. In each step, if the contents in TOP are equal to or greater than the contents in MD (and therefore no borrow is generated), then the contents of MD are subtracted from the contents of TOP. The result of the subtraction is placed into TOP. The contents of TOP and NEXT are then jointly shifted left one bit (32-bit left shift), where the value shifted into the least significant bit of NEXT is the value of the Borrow bit on the first pass, or the value of the Complex Carry bit on each of the subsequent passes. On the 15th and final pass, only NEXT is shitted left, receiving the value of the Complex Carry bit into the LSB. TOP is not shifted. The final result leaves the quotient in NEXT, and the remainder in TOP.

During a Step Square Root operation, the 32-bit argument is assumed to be in TOP and NEXT, as in the Step Divide operation. The first step begins with MD containing zeros. The Step Square Root is performed much like the Step Divide, except that the input from the $Y$-bus is the logical OR of the contents of SR and the value in MD shifted one place to the left (2* MD ). When the subtraction is performed, SR is OR'ed into MD, and ISR is shitted one place to the right. At the end of the operation, the square root of the original value is in MD and NEXT, and the remainder is in TOP.

NOTE: Data Paths are represemed by solid lines; Control
Paths are represented by dashed line Paths are represented by dashed linee.

FIGURE 16. ALU OPERATIONS-CONTROL PATHS AND OATA FLOW

## RTX 2010 Floating Point/DSP On Chip <br> Peripherals

## THE RTX 2010 MULTIPLIER-ACCUMULATOR

The Hardware Multiplier-Accumulator (MAC) on the RTX 2010 functions as both a.Multiplier, and a MultiplierAccumulator. When used as a Multiplier alone, it multiplies two 16-bit numbers, yielding a 32-bit product in one clock cycle. When used as a Multiplier-Accumulator, it multiplies two 16 -bit numbers, yielding an intermediate 32 -bit product, which is then added to the 48-bit Accumulator. This entire process takes place in a single clock cycle.
The Multiplier-Accumulator functions are activated by $\ \ O$ Read and Write instructions to one of the ASIC Bus addresses assigned to the MAC.
The MAC's input operands come from three possible sources (see Figure 17):
(1) The TOP and NEXT registers.
(2) The TOP register and memory (Streamed mode only see the Programmer's Reference Manual).
(3) Memory and an input from the ASIC Bus (Streamed mode only - see the Programmer's Reference Manual).

These inputs can be treated as either signed (two's complement) or unsigned integers, depending on the form of the instruction used. In addition, if the ROUND option is -selected, the Multiplier can round the result to 16 bits. Note that the MAC instructions do not pop the Parameter Stack; the contents of TOP and NEXT remain intact.
For the Multipler, the product is read from the Multiplier High Product Register, MHR, which contains the upper 16 bits of the product, and the Multiplier Low Product Register, MLR, which contains the lower 16 bits. For the Multiplier-Accumulator, the accumulated product is read from the Multiplier Extension Register, MXR which contains the upper 16 bits, the MHR, which contains the middle 16 bits, and the MLR, which contains the low 16 bits. The registers may be read in any order, and there is no requirement that all registers be read. Reading from any of the three registers moves it's value into TOP, and pushes the original value in TOP into NEXT. If the read is from MIHR or MLR, the original value of NEXT is lost, i.e. it is not pushed onto stack memory. This permits overwriting the original operands left in TOP and NEXT, which are not popped by the MAC operations. If the read is from MXR, the original value of NEXT is pushed onto the stack. In addition to this, any of the three MAC registers can be directly loaded from TOP. This pops NEXT into TOP and the Parameter Stack into NEXT.

If 32-bit precision is not required, the multiplier output may be rounded to 16 bits. This is accomplished by setting the ROUND bit in the Interrupt Base/Control Register, IBC,
to 1. The ROUND operation rounds the lower 16 bits of the results into the upper 16 bits in the following manner:
(1) If the most significant bit if the MLR is set (1), the MHR is incremented.
(2) If the most significant bit of the IMLR is not set ( 0 ), the MLR is left unchanged.

The result is read from MHR into TOP. Following the read, the contents of TOP and NEXT should be exchanged, then a "Drop Top of Stack" instruction should be executed to discard one of the original operands. The ROUND bit functions independently of whether the signed or unsigned bit is used.

The multiply instructions disable interrupts during the multiplication cycle, and for the next cycle. Reading MHR, or MLR also disables interrupts during the read, and for the next cycle. This allows a multiplication operation to be performed, and both the upper and lower registers to be read sequentially, with no danger of a non-NMI interrupt service routine corrupting the contents of the registers between reads (for compatibility with the RTX 2000). The multiply-accumulate instructions do not disable interrupts during instruction execution.

For additional information on the RTX 2010 MAC see the Programmer's Reference Manual.

## THE RTX 2010 ON-CHIP BARREL SHIFTER AND LEADING ZERO DETECTOR

The RTX 2010 has both a 32-bit Barrel Shifter and a 32-bit Leading Zero Detector for added floating-point and DSP performance. The input to the Barrel Shifter and Leading Zero Detector is the top two elements of the Parameter Stack, the TOP and NEXT registers.

The Barrel Shifter uses a five bit count stored in the MXR register to determine the number of places to right or left shift the double word operand contained in the TOP and NEXT registers. The output of the Barrel Shifter is stored in the MHR and MLR registers, with the top 16 bits in MHR and the bottom 16 bits in MLR.
The Leading Zero Detector is used to Normalize the double word operand contained in the TOP and NEXT registers. The number of leading zeroes in the double word operand are counted, and the count stored in the MXR register. The double word operand is then logically shifted left by this count, and the result stored in the MHR and MLR registers. Again the upper 16 bits are in MHR, and the lower 16 bits are in MLR. This entire operation is done in one clock cycle with the normalize instruction.


FIGURE 17. RTX 2010 FLOATING POINT/DSP LOGIC

## RTX 2010 ASIC Bus Interface

The RTX 2010 ASIC Bus services both intemal processor core registers and the on-chip peripheral registers, and eight external off-chip ASIC Bus locations. All ASIC Bus operations require a single cycle to execute and transfer a full 16-bit word of data. The extemal ASIC Bus maps into the last eight locations of the 32 location ASIC Address Space. The three least significant bits of the address are available as the ASIC Address Bus. The addresses therefore map as shown in Table 8.

TABLE 8. ASIC BUS MAP

| ASIC BUS SIGNAL |  |  |  |
| :---: | :---: | :---: | :---: |
| GAO2 | GAO1 | GAOO | ASIC ADDRESS |
| 0 | 0 | 0 | 18 H |
| 0 | 0 | 1 | 19 H |
| 0 | 1 | 0 | 1 AH |
| 0 | 1 | 1 | 1 BH |
| 1 | 0 | 0 | 1 CH |
| 1 | 0 | 1 | 1 DH |
| 1 | 1 | 0 | 1 EH |
| 1 | 1 | 1 | 1 FH |

## RTX 2010 Extended Cycle Operation

The RTX 2010 bus cycle operation can be optionally extended for two types of accesses:
(1) USER Memory Cycles
(2) ASIC Bus Read Operations

The extension of normal RTX 2010 bus cycle timing allows the interface of the processor to some peripherals, and slow memory devices, without using externally generated wait states. The bus cycle is extended by the same amount (1 TCLK) as it would be if one wait state was added to the cycle, but the control signal timing is somewhat different (see Timing Diagrams). In a one wait state bus cycle, PCLK is High for 1/2 TCLK period, and Low for 1-1/2 TCLK periods (i.e. PCLK is held Low for one additional TCLK period). In an extended cycle, PCLK is High for 1 TCLK period, and Low for 1 TCLK period (i.e. both the High and Low portions of the PCLK period are extended by $1 / 2$ TCLK period).

Setting the Cycle Extend bit (CYCEXT), which is bit 7 of the IBC register, will cause extended cycles to be used for all accesses to USER memory. Setting the ASIC Read Cycle Extend bit (ARCE), which is bit 13 of the CR register, will cause extended cycles to be used for all Read accesses on the external ASIC Bua. Both the CYCEXT bit and the ARCE bit are cleared on Reset.

## RTX 2010 Memory Access

## THE RTX 2010 MEMORY BUS INTERFACE

The RTX 2010 can address 1 Megabyte of memory, divided into 16 non-overlapping pages of 64 K bytes. The memory page accessed depends on whether the memory access is for Code (instructions and literals), Data, User Memory, or Interrupt Code. The page selected also depends on the contents of the Page Control Registers: the Code Page Register ( CPR ), the Data Page Register (DPR ), the User Page Register (UPR), and the Index Page Register ( IPR ). Furthermore, the User Base Address Register ( UBR ) and the Interrupt Base/Control Register ( IBC ) are used to determine the complete address for User Memory accesses and Interrupt Acknowledge cycles. External memory data is accessed through NEXT.

When executing code other than an Interrupt Service routine, the memory page is determined by the contents of the CPR . Bits 03-00 generate address bits MA19-MA16, as shown in Figure 10. The remainder of the address (MA15-MA01) comes from the Program Counter Register ( PC ). After resetting the processor, both the PC and the CPR are cleared and execution begins at page 0 , word 0 .

A new Code page is selected by writing a 4-bit value to the CPR. The value for the Code page is input to the CPR through a preboad procedure which withholds the value for one clock cycle before loading the CPR to ensure that the next instruction is executed from the same Code page as the instruction which set the new Code page. Execution immediately thereafter will continue with the next instruction in the new page.

An Interrupt Acknowledge cycle is a special case of an Instruction Fetch cycle. When an Interrupt Acknowledge cycle occurs, the contents of the CPR and PC are saved on the Return Stack and then the CPR is cleared to point to page 0 . The Interrupt Controler generates a 16 -bit address, or "vector", which points to the code to be executed to process the interrupt. To determine how the Interrupt Vector is formed, refer to Figure 4 for the register bit assignments, and also to the Interrupt Controller section.

The page for data access is provided by either CPR or DPR , as shown in Figures 10 and 12. Data Memory Access instructions can be used to access data in a memory page other than that containing the program code. This is done by writing the desired page number into the Data Page R (DPR ) and setting bit 5 (DPRSEL) of the IBC register to 1. If DPR is set to equal CPR , or if DPRSEL $=0$, data will be accessed in the Code page. The status of the DPRSEL bit is saved and restored as a result of a Subroutine Call or Return. When the RTX 2010 is reset, DPR points to page 0 and DPRSEL resets to 0 , selecting the CPR .

USER MEMORY consists of blocks of 32 words that can be located anywhere in memory. The word being accessed in a block is pointed to by the five least significant bits of the User Memory instruction (see Table 20), eliminating the need to explicitly load an address into TOP before reading or writing to the location. Upon RTX 2010 reset, UBR is cleared and points to the block starting at word 0 , while UPR is cleared so that it points to page 0 . The word in the block is pointed to by the five least significant bits of the User Memory instruction and bits 05-01 of the UBR. These bits from these two registers are logically OR'ed to produce the address of the word in memory. See Figure 13.

## WORD AND BYTE MAIN MEMORY ACCESS

Using Main Memory Access instructions, the RTX 2010 can perform either word or single byte Main Memory accesses, as well as byte swapping within 16-bit words.

Bit 12 of the Memory Access Opcode (see Table 19), is used to determine whether byte or word operations are to be performed (where bit $12=0$ signifies a word operation, and bit $12=1$ signifies a byte operation). In addition, the determination of whether a byte swap is to occur depends on which mode (the "Motorola-Like" or the "Intel-Like") is in effect, and on whether an even or odd address is being accessed (see Figures 18 and 19).

Whenever a word of data is read by a Data Memory operation into the processor, it is first placed in the NEXT register By the time the instruction that reads that word of data is completed, however, the data may have been moved, optionally inverted, or operated on by the ALU, and placed in the TOP register. Whenever a Data Memory operation writes to memory, the data comes from the NEXT register.
The Byte Order Bit is bit 2 of the Configuration Register, CR (see Figure 3 in the "RTX Internal Registers Section) This bit is used to determine whether the defautt ("MotorolaLike") or byte swap ("Intel-Like") mode will be used in the Data Memory accesses.

Word Access is designated when the IR bit $12=0$ in the Memory Access Opcode, and can take one of two forms, depending upon the status of $\mathbf{C R}$, bit 2.
When CR bit $2=0$, the "Motorola-Like" mode of word access (also known as the "Big Endian" mode) is designated. This mode of word access is to an even address $(A O=0)$ and results in an unaltered transfer of data, as shown in Figure 18. Word access to/from an odd address ( $A O=1$ ) while in this mode will effectively cause the Byte Order Bit to be complemented and will result in the bytes being swapped.


FGURE 18. MEMORY ACCESS (WORD)


FIGURE 19. MEMORY ACCESS (BYTE)

When the CR Bit $2=1$, the "Intel-Like" mode of word access is designated (also known as the "Little Endian" mode). Access to an even address ( $A O=0$ ) results in a data transfer in which the bytes are swapped. Word access to an odd address $(A O=1)$ while in this mode will effectively cause the Byte Order Bit to be complemented with the net result that no byte swap takes place when the data word is transferred. See Figure 18.

Byte Access is designated when the IR bit $12=1$ in the Memory Access Opcode, and can also take one of two forms, depending on the value of CR Bit 2.
When the CR Bit $2=0$, a Byte Read from an even address in the "Motorola-Like" mode causes the upper byte (MD15MD08) of memory data to be read into the lower byte position (MD07-MD00) of NEXT, while the upper byte (MD15MD08) is set to 0 . A Byte Write operation accessing an even address will cause the byte to be written from the lower byte position (MD07-MDOO) of NEXT into the upper byte position (MD15-MD08) of memory. The data in the lower byte position (MD07-MD00) in memory will be left unaltered. Accessing an odd address for either of these operations will cause the Byte Order Bit to be complemented, with the net result that no swap will occur. See Figure 19.

When CR Bit $2=1$, memory is accessed in the "Intel-Like" mode. Accessing an even address in this mode means that a Byte Read operation will cause the lower byte of data to be transferred without a swap operation. A Byte Write in this mode will also result in an unaltered byte transfer. Conversely, accessing an odd address for a byte operation while in the "Intel-Like" Mode will cause the Byte Order Bit to be complemented. In a Byte Read operation, this will result in the upper byte (MD15-MD08) of data being swapped into the lower byte position (MD07-MD00), while the upper byte is set to 0 (MD15-MD08 set to 0 ). See Figure 19. A Byte Write operation accessing an odd address will cause the byte to be swapped from the lower byte position (MDO7MDOO) of the processor register into the upper byte position (MD15-MD08) of the Memory location. The data in the lower byte position (MDO7-MDOO) in that Memory location will be left unaffected.

NOTE: Thea features are for Main Memory data acceas only, and have no effect on instruction fetches, long literah, or User Die. Memory.

## SUBROUTINE CALLS AND RETURNS

The RTX can perform both "short" subroutine calls and "long" subroutine calls. A short subroutine call is one for which the subroutine code is located within the same Code page as the Call instruction, and no processor cycle time is expended in reloading the CPR .

Performing a long subroutine call involves transferring execution to a different Code page. This requires that the CPR be loaded with the new Code page as described in the

Memory Access Section, followed immediately by the Subroutine Call instruction. This adds two additional cycles to the execution time for the Subroutine Call.

For all instructions except Subroutine Calls or Branch instructions, bit 5 of the instruction code represents the Subroutine Return Bit. If this bit is set to 1 , a Return is performed whereby the return address is popped from the Return Stack, as indicated in Figure 11. The page for the return address comes from the IPR . The contents of the $\square$ register are written to the PC, and the contents of the IPR are written to the CPR so that execution resumes at the point following the Subroutine Call. The Return Stack is also popped at this time.

## RTX 2010 Software

The RTX 2010 is designed around the same architecture as the RTX 2000, and is a hardware implementation of the Virtual Forth Engine. As such, it does not require the additional assembly or machine language software development typical of most real-time microcontrollers.

The instruction set for the RTX 2010 TForth compiler combines multiple high level instructions into single machine instructions without having to rely on either pipelines or caches. This optimization yields an effective throughput which is faster than the processor's clock speed, while avoiding the unpredictable execution behavior exhibited by most RISC processors caused by pipeline flushes and cache misses.

## 2010 COMPILERS

Harris offers a complete ANSI C cross development environment for the RTX 2010. The environment provides a powerful, user-friendly set of software tools designed to help the developers of embedded real-time control systems get their designs to market quickly. The environment includes the optimized ANSI C language compiler, symbolic menu driven C language debugger, RTX assembler, linker, profiler, and PROM programmer interface.
The RTX 2010 TForth compiler from Harris translates Forth-83 source code to RTX 2010 machine instructions. This compiler also provides support for all of the RTX 2010 instructions specific to the processor's registers, peripherals, and ASIC Bus. See the tables in the following sections for instruction set information.

## RTX Microcontroller Family Compatibility

The RTX 2010 is pin and instruction set compatible with the RTX 2000 and RTX 2001A. The instructions added to the RTX 2010 (see Table 25) are NOP instructions on the eartier processors. The stack size and stack controler are different on the three processors, therefore, code that modifies stack registers may not be directly portable.

TABLE 9. INSTRUCTION SET SUMMARY

| NOTATIONS |  |
| :---: | :---: |
| m-road | Read data (byte or word) from memory location addressed by contents of TOP register into TOP register. |
| m-write | Write contents (byte or word) of NEXII register into memory location addressed by contents of TOP register. |
| g-read | Read data from the ASIC address (address field ggggg of instruction) into TOP register. A read of one of the on-chip peripheral registers can be done with a $g$-read command. |
| $g$-write | Write contents of TOP register to ASIC address (address field ggggg of instruction). A write to one of the on-chip peripheral registers can be done with a $g$-write command. |
| u-read | Read contents (word only) of User Space location (address field uuuuu of instruction) into TOF register. |
| $u$-write | Write contents (word only) of TOP register into User Space location (address field uuuuu of instruction). |
| SWAP | Exchange contents of TOP and NEXTI registers |
| DUP | Copy contents of TOP register to NEXT register, pushing previous contents of NEXI onto Stack Memory. |
| OVER | Copy contents of NEXT register to TOF register, pushing original contents of TOP to NEXT register and original contents of NEXT register to Stack Memory. |
| DROP | Pop Parameter Stack, discarding original contents of TOP register, leaving the original contents of NEXT in TOP and the original contents of the top Stack Memory location in NEXI. |
| inv | Perform 1 's complement on contents of TOP register, if i bit in instruction is 1. |
| alu-op | Perform appropriate cece or aes ALU operation from Table 23 on contents of TOP and NEX T registers. |
| shift | Perform appropriate shift operation (sses field of instruction) from Table 24 on contents of TOP and/or NEXT registers. |
| $d$ | Push short literal d from ddddd field of instruction onto Parameter Stack (where ddddd contrins the actual value of the short literal). The original contents of TOP are pushed into NEXI, and the original contents of NEXT are pushed onto Stack Memory. |
| D | Push long literal $D$ from next sequential location in program memory onto Parameter Stack. The original contents of TOP are pushed into NEXI and the original contents of NEXI are pushed onto Stack Memory. |
| R | Perform a Retum From Subroutine if bit $=1$. |
| $x$ | Bit fields containing x 's are ignored by the processor. |

TABLE 10. INSTRUCTION REGISTER BIT FIELOS (BY FUNCTION)

| FUNCTION CODE | DEFINITION |
| :---: | :---: |
| gegg | Addrese field for ASIC Bus locations |
| unuus | Addrese field for User Sosace memory locations |
| $0006$ $000$ | ALU functions (soc Table 23) |
| deded | Short literals (containing a value from 0 to 31) |
| sess | Shift Functions (see Table 24) |

TABLE 11. RTX 2010 प AND PC ACCESS OPERATIONS*

| OPERATION (g-read, $g$-write) | RETURN BIT VALUE | ASIC ADDRESS ggggg | REGISTER | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| Read mode | 0 | 00000 | $\square$ | Pushes the contents of $\square$ into TOP (with no pop of the Return Stack) |
| Read mode | 1 | 00000 | $\square$ | Pushes the contents of $\bar{\square}$ into TOP, then performs a Subroutine Return |
| Write mode | 0 | 00000 | $\square$ | Pops the contents of TOF into [ (with no push of the Return Stack) |
| Write mode | 1 | 00000 | $\square$ | Performs a Subroutine Return, then pushes the contents of TOF into \} |
| Read mode | 0 | 00001 | $\square$ | Pushes the contents of $\square$ into TOP, popping the Retum Stack |
| Read mode | 1 | 00001 | $\square$ | Pushes the contents of $\mathbb{\square}$ into TOP without popping the Return Stack, then executes the Subroutine Return |
| Write mode | 0 | 00001 | [ | Pushes the contents of TOP into D popping the Parameter Stack |
| Write mode | 1 | 00001 | $\square$ | Periorms a Subroutine Return, then pushes the contents of TOP into [ |
| Read mode | 0 | 00010 | $\square$ | Pushes the contents of $\overline{1}$ shiffed left by one bit, into TOP (the Return Stack is not popped) |
| Read mode | 1 | 00010 | $\square$ | Pushes the contents of $\square$ shitted left by one bit, into TOP (the Return Stack is not popped), then performe a Subroutine Return |
| Write mode | 0 | 00010 | ■ | Pushes the contents of TOP into प as a "stream" count, indicating that the next instruction is to be performed a specified number of times; the Parameter Stack is popped |
| Write mode | 1 | 00010 | $\square$ | Performs a Subroutine Return, then pushes the stream count into [] |
| Read mode | 0 | 00111 | PC | Pushes the contents of PC into TOP |
| Read mode | 1 | 00111 | PC | Pushes the contents of PC into TOP then performs a Subroutine Return |
| Write mode | 0 | 00111 | PC | Performs a Subroutine Call to the address contained in TOP, popping the Parameter Stack |
| Write mode | 1 | 00111 | PC | Pushes the contents of TTOF onto the Return Stack before executing the Subroutine Retum |

* See the RTX Programmer's Reference Manual for a complete listing of typical software functions.

TABLE 12. 2010 RESERVED I/O OPCODES
INSTRUCTION CODE

| 15 | 14 | 13 | 12 | 11 | 10 | 0 | 8 | 7 | 6 | 5 | 4 |  | 3 | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 110

TABLE 13. SUBROUTINE CALL INSTRUCTIONS

OPERATION

Select DPR
Solect CPR
Set SOFTINT
Clear SOFTINT
Increment RX
Decrement RX
INSTRUCTION CODE

| 15141312 | 111098 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 - | - a | a | $\square$ | $\square$ | a | - | a | a | a |

Subroutine Call Bit

(Bit $15=0$ : Call,
Bit 15 = 1 : No Call)

OPERATION

Call word addrees
saas asaa aaa saa0, in the page indicated by CPH This addreses is produced when the proceesor pertorms a left ahift on the address in the inatruction code.

TABLE 14. SUBROUTINE RETURN
INSTRUCTION CODE
OPERATION

Return from subroutine

Subroutine Return Bit*
(Bit $5, R=0$ : No return $R=1:$ Return)

> * Does not apply to Subroutine Call or Branch Instructions. A Subroutine Return can be combined with any other instruction (as implied here by hyphens).

TABLE 15. BRANCH INSTRUCTIONS


OPERATION

DROP and branch if TOP $=0$
Branch if TOP $=0$
Unconditional branch
Branch and decrement $\boldsymbol{\Pi}$ if $\boldsymbol{\Pi} \neq 0$; Pop $\boldsymbol{\square}$ if $\boldsymbol{\square}=0$

Branch Address*

* Soe the Programmer's Reference Manual for further information rogarding the branch addrees field.

TABLE 16. REGISTER AND I/O ACCESS INSTRUCTIONS
INSTRUCTION CODE

|  | 14 |  | 12 |  | 10 | 9 | 8 | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | $i$ | 0 | 0 | P |  | 0 | $g$ | $g$ | 0 | 9 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | P |  | $g$ | $g$ | 0 | 9 | 0 |
| 1 | 0 | 1 | 1 | c | c | c | c | 0 | 0 | R |  | 0 | 0 | 9 | $g$ | $g$ |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | P |  | g | 9 | 9 | 9 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 |  | 1 | 0 | R |  | $g$ | 0 | 9 | $g$ | $g$ |
| 1 | 0 | 1 | 1 | c | c | c | c | 1 | 0 | R |  | $g$ | $g$ | 9 | $g$ | 9 |

OPERATION

| g-read DROP | inv |
| :--- | :--- |
| $g$ g-read | inv |
| g-read OVER | alu-op |
| DUP g-write | inv |
| g-write | inv |
| g-read SWAP | alu-op |

TABLE 17. SHORT LITERAL INSTRUCTIONS

WSTRUCTION CODE

| 151413 | 12 | 110 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $x$ | 1 | $R$ | $d$ | $d$ |$d$

## OPERATION

| d DROP | inv |
| :--- | :--- |
| $d$ | inv |
| d OVER | alu-op |
| d SWAP DROP | inv |
| dSWAP | alu-op |

## RTX 2010

TABLE 18. LONG LITERAL INSTRUCTIONS
INSTRUCTION CODE
OPERATION
(1ST CYCLE)
(2ND CYCLE)

| 15 | 14 | 13 | 12 | 11 | 10 | 0 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0

TABLE 19. MEMORY ACCESS INSTRUCTIONS

INSTRUCTION CODE

|  | 514 | 413 | 12 | 1110 | 9 | 8 | 7 | 8 | 5 | 4 | 3 | 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | s | 00 | 0 | $i$ | 0 | 0 | R | $x$ | $x$ | $x$ |  |  |
| 1 | 1 | 1 | 8 | 11 | 1 | i | 0 | 0 | R | $x$ | $x$ | $x$ |  |  |
| 1 | 1 | 1 | 8 | c c | c | c | 0 | 0 | R | $x$ | $x$ | $x$ |  |  |
| 1 | 1 | 1 | s | 00 | 0 | $p$ | 0 | 1 | R | x | $x$ | x |  |  |
| 1 | 1 | 1 | 8 | 11 | 1 | p | 0 | 1 | R | d |  | $d$ |  |  |
| 1 | 1 | 1 | $s$ | $a$ | a | P | 0 | 1 | R | d |  | $d$ |  |  |
| 1 | 1 | 1 | $s$ | 00 | 0 | 1 | 1 | 0 | R | $x$ | $x$ | $x$ |  |  |
| 1 | 1 | 1 | 8 | 11 |  | i |  | 0 | R | $x$ |  | $x$ |  |  |
| 1 | 1 | 1 | $s$ | c c | c | c | 1 | 0 | R | $x$ | $x$ | $x$ |  |  |
| 1 | 1 | 1 | 8 | 00 | 0 | p | 1 | 1 | R | $x$ | x | x |  |  |
| 1 | 1 | 1 | 8 | 111 | 1 | P | 1 | 1 | R | d | $d$ | $d$ |  |  |
| 1 | 1 | 1 | 8 | e a |  | $p$ |  |  | R | $d$ |  | d |  |  |
|  |  |  |  |  |  | 4 |  |  |  |  |  |  |  |  |

$\overbrace{\text { (1STCYCLE) }}^{\text {OPERATION }} \overbrace{\text { (2ND CYCLE) }}^{\text {OTE }}$
m-read SWAP inv
m-roed SWAP $\quad$ SWAP inv
m-read SWAP SWAP OVER alu-OD
\{SWAP DROP) DUP NOP
m-read SWAP
(SWAP DROP) m-reed d NOP
(SWAP DROP) DUP m-reed NOP SWAP d SWAP alu-Op
OVER SWAP m-write $\because$ inv
OVER SWAP $m$-write DROP inv
m-read SWAP alu-Op
|OVER SWAPI SWAP NOP OVER $m$-write
\{OVER SWAP1m-write d $\because$ NOP
[OVER SWAPI SWAP OVER NOP

Note: SWAP d SWAP - d ROT

TABLE 20. USER SPACE INSTRUCTIONS

INSTRUCTION CODE
$\left.\begin{array}{|cccccccccccccccc|}\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 0 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & i & 0 & 0 & R & u & & u & u & u\end{array}\right]$

OPERATION

| u-read SWAP | inv |
| :--- | :--- |
| u-read SWAP | SWAP inv |
| u-read SWAP | SWAP OVER alu-op |
| DUP u-write | inv |
| DUP u-write | DROP inv |
| u-read SWAP | alu-op |

TABLE 21. ALU FUNCTION INSTRUCTIONS
INSTRUCTION CODE

| 15141312 |  |  |  | 11 | 10 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | i | 0 | 0 | R | 0 | 8 | $s$ | 8 | 8 |
| 1 | 0 | 1 | 0 | 1. | 1 | 1 |  | i | 0 | 0 | $R$ | 0 | $s$ | $s$ | $s$ | $s$ |
| 1 | 0 | 1 | 0 | c | $c$ | c |  | c | 0 | 0 | R | 0 | 8 | 8 | 3 | 8 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | i | 0 | 1 | R | 0 | 3 | 8 | 8 | 8 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 |  | i | 0 | 1 | $R$ | 0 | 8 | $s$ | $s$ | 8 |
| 1 | 0 | 1 | 0 | c | c | c |  | c | 0 | 1 | R | 0 | 8 | 3 | 8 | 8 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | i | 1 | 0 | R | 0 | 3 | 3 | 3 | 3 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 |  | i | 1 | 0 | R | 0 | 8. | 8 | - | $s$ |
| 1 | 0 | 1 | 0 | c | $c$ | c |  | $c$ | 1 | 0 | R | 0 | 8 | 8 | 8 | 8 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | 1 | 1 | 1 | R | 0 | 8 | - | 8 | 8 |
| 1 | 0 |  | 0 | 1 | 1 | 1 |  | 1 | 1 | 1 | R | 0 | 8 | - | 8 | 8 |
| 1 | 0 | 1 | 0 | c | C | c |  | c | 1 | 1 | R | 0 | 8 | 8 | 3 | 3 |

TABLE 22. STEP MATH* FUNCTIONS
INSTRUCTION CODE
OPERATION
(See the Programmer's Reference Manual)
*These instructions perform multi-step math functione such as mulliplication, division and square root functions. Use of elinher the Streamed instruction mode or masking of interrupts is recommended to avoid erroneous resulte when performing Slep Math operationa. The following is a summary of these operations:

Unsigned Division:
Load dividend into TOP and NEXT
Load divisor into MD
Execute single step form of D2' Instruction 1 time
Execute opcode A41A 1 time
Execute opcode A4SA 14 times
Execute opcode Asss 1 timo
The quotient is in NEXT, the remainder in TOP

Square Root Operations:
Load value into TOP and NEXT
Load 8000H into SR
Load 0 into MD
Execute single step form of D2* instruction 1 time Execute opcode A51A 1 time
Execute opcode A55A 14 times
Execute opcode A558 1 time
The root is in NEXT, the remainder in TOP

TABLE 23. ALU LOGIC FUNCTIONS/OPCODES

| cccc | asa | FUNCTION |
| :--- | :--- | :--- |
| 0010 | 001 | AND |
| 0011 |  | NOR |
| 0100 | 010 | SWAP - |
| 0101 |  | SWAP - c With Borrow |
| 0110 | 011 | OR |
| 0111 |  | NAND |
| 1000 | 100 | + |
| 1001 |  | $+c$ |
| 1010 | 101 | XOR With Carry |
| 1011 |  | XNOR |
| 1100 | 110 | - |
| 1101 |  | $-c$ |

TABLE 24. SHIFT FUNCTIONS

| SHIFT <br> ssss | NAME | FUNCTION | STATUS OF C | TOP REGISTER |  |  | NEXT REGISTER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | T15 | Tn | TO | N15 | Nn | NO |
| 0000 | . | No Shift | CY | Z15 | Zn | ZO | TN15 | TNn | TNO |
| 0001 | $0<$ | Sign extend | CY | 215 | 215 | 215 | TN15 | TNn | TNO |
| 0010 | 2* | Arithmetic Left Shift | 215 | 214 | $2 \mathrm{n}-1$ | 0 | TN15 | TNn | TNO |
| 0011 | 2*C | Rotate Left | Z15 | Z14 | Zn -1 | CY | TN15 | TNn | TNO |
| 0100 | cU2/ | Right Shift Out of Carry | 0 | CY | $2 n+1$ | 21 | TN15 | TNn | TNO |
| 0101 | c2/ | Rotate Right Through Carry | 20 | CY | $\mathrm{Zn}+1$ | 21 | TN15 | TNn | TNO |
| 0110 | U2/ | Logical Right Shift | 0 | 0 | $\mathrm{Zn}+1$ | Z1 | TN15 | TNn | TNO |
| 0111 | 2) | Arithmetic Right Shift | 215 | 215 | $2 \mathrm{n}+1$ | Z1 | TN15 | TNn | TNO |
| 1000 | N2* | Arithmetic Left Shift of NEXI | CY | 215 | Zn | Z0 | TN14 | TNn-1 | 0 |
| 1001 | N2* ${ }^{\text {c }}$ | Rotate NEXTI Left | CY | 215 | Zn | 20 | TN14 | TNn-1 | CY |
| 1010 | D2* | 32-bit Arithmetic Left Shift | 215 | 214 | Zn -1 | TN15 | TN14 | TNn-1 | 0 |
| 1011 | D2*C | 32-bit Rotate Left | 215 | 21.4 | Zn-1 | TN15 | TN14 | TNn-1 | CY |
| 1100 | cUD2/ | 32-bit Right Shitt Out of Carry | 0 | CY | $2 n+1$ | 21 | 20 | TNn+1 | TN1 |
| $\ddagger 1101$ | cD2/ | 32-bit Rothte Right Through Carry | TNO | CY | $2 n+1$ | 21 | 20 | TNn+1 | TN1 |
| 1110 | UD2/ | 32-bit Loglcal Right Shift | 0 | 0 | $2 \mathrm{n}+1$ | 21 | 20 | TNn+1 | TN1 |
| 1111 | D2/ | 32-bit Arthmetic Right Shift | 215 | 215 | $2 n+1$ | 21 | 20 | TNn+1 | TN1 |

$\$$ See the Programmers Reference Manual

Where: T15 -Moat significant bit of TOF
Tn -Typical bit of TOF
TO -Least significant bit of TIOF
N15 -Moot aignificant bit of NEXI
Nn -Typical bit of NEXI
NO -Leest significant bit of NEXTI

C -Carry bit
CY -Carry bit before operation
Zn -ALU output
Z15-Most significant bit 15 of ALU output
TNn -Original value of typical bit of NEXTI

TABLE 25. MAC/BARREL SHIFTER/LZD INSTRUCTIONS

INSTRUCTION CODE


## OPERATION

Forth $0=$
Double Shift Right Arithmetic
Double Shift Right Logical
Clear MAC Accumulator
Double Shitt Left Logical
Floating Point Normalize
Shift MAC Output Regs Right
Streamed MAC Between Stack and Memory
Streamed MAC Between ASIC Bus and Memory
Mixed Mode Multiply
Unsigned Multiply
Signed Multiply
Signed Mpy and Subtract from Accumulator
Mixed Mode Multiply Accumulate
Unsigned Multiply Accumulate
Signed Multiply Accumulate
Read MXR Register
Read MLR Register
Read MHR Register
Load MXR Register
Load MLR Register
Load MHR Register

## Absolute Maximum Ratings

Supply Voltage $\qquad$
Input, Output, or I/O Voltage Applied ... GND -0.5 V to $\mathrm{VCC}+0.5 \mathrm{~V}$
Storage Temperature Range . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Package Power Dissipation . . . . . . . . . . . . . . . . . 2 Watts



Gate Count . . . . ................................................... 28,000
Junction Temperature
Lead Temperature (Soldering, Ten Seconds) $+300^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operation section of the specification is not implied

## Operating Temperature Range:

RTX 2010 (Industrial) ............................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
RTX 2010 (Commercial) . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## Operating Conditions

Operating Voltage Range $\qquad$
Maximum Rise and Fall Times For El5-EI3 20 ns
D.C. Electrical Specifications $V C C=5 \mathrm{~V}, \pm 10 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Industrial) Temperature Range $\mathrm{VCC}=5 \mathrm{~V}, \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial) Temperature Range

| SYMBOL | PARAMETER |  | MIN | MAX | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical One Input Voltage | NMI, RESET, ICLK | VCC $\times 0.7$ | - | $V$ | Tested at VCC $=5.5 \mathrm{~V}$ |
|  |  | Logical Zero Input Voltage | 2.0 | - | V | Tested at VCC $=5.5 \mathrm{~V}$ |
| VIL | Logical Zero Input Voitage |  | - | 0.8 | V | Tested at VCC $=4.5 \mathrm{~V}$ |
| VOH | High Output Voltage |  | 3.5 | - | V | $10 \mathrm{H}=-4 \mathrm{~mA}, \mathrm{VCC}=4.5 \mathrm{~V}$ |
|  |  |  | VCC - 0.4 | - | $v$ | $1 \mathrm{OH}=-100 \mu \mathrm{~A}, \mathrm{VCC}=4.5 \mathrm{~V}$ |
| VOL | Low Output Voltage |  | - | 0.4 | V | $10 \mathrm{~L}=4 \mathrm{~mA}, \mathrm{VCC}=4.5 \mathrm{~V}$ |
| 11 | Input Leakage Current |  | -1 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}=\mathrm{VCC}$ or GND, VCC $=5.5 \mathrm{~V}$ |
| 110 | I/O Leakage Current |  | -10 | 10 | $\mu \mathrm{A}$ | $\mathrm{VO}=\mathrm{VCC}$ or GND, VCC $=5.5 \mathrm{~V}$ |
| ICCSB | Standby Power Supply Curr | rent | - | 500 | $\mu \mathrm{A}$ | $\mathrm{V}=\mathrm{VCC}$ or GND (Note1) |
| ICCOP | Operating Power Supply Cu | urrent | - | 10 | mA | $\mathrm{V}=\mathrm{VCC}$ or GND; $f($ ICLK $)=1 \mathrm{MHz}$; Outputs Unioaded (IO = 0); (Note 2) |

NOTES: 1. Typical ICCSB: $10 \mu \mathrm{~A}$ The RTX 2010 in a static CMOS part. Therofore ICCSB $>0$ ie due to leakage currents.
2. Operating supply current is proportional to frequency. Typical ICCOP: 5 mNMHz .
3. Typical Hyatoresis for RESET and NMI pins ie 400 mV .

Capacitance $\pi_{A}=+250^{C}$; All meacurementa roferred to device GND)

| SYMEOL | PARAMETER | TYP | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :--- |
| CI | Input Capacitance | 10 | DF | $f=1 \mathrm{MHz}$ |
| CIO | VO Capacitance | 10 | DF | $f=1 \mathrm{MHz}$ |

## A.C. Electrical Specifications <br> VCC $=5 \mathrm{~V}, \pm 10 \%, \mathrm{~T}_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Industrial) Temperature Range $\mathrm{VCC}=5 \mathrm{~V}, \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial) Temperature Range

CLOCK, WAIT AND TIMER TIMING (Notes 1 and 2)

| SYMBOL | PARAMETER | 8MHz |  | 10MHz |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |  |
| REQUIREMENTS |  |  |  |  |  |  |  |
| 11 | ICLK Period | 62 | - | 50 | - | ns |  |
| t2 | ICLK High Time | 24 | - | 20 | - | ns |  |
| t3 | ICLK Low Time | 24 | - | 20 | - | ns |  |
| 14 | WAIT Set Up Time | 5 | - | 5 | - | ns |  |
| t5 | WAIT Hold Time | 3 | - | 3 | - | ns |  |
| 16 | El High to El High | t1×4 | - | 11×4 | - | ns | External Clock/Timer Input |
| 17 | El High Time | 10 | - | 10 | - | ns | External Clock/Timer Input |
| 18 | El Low Time | 10 | - | 10 | - | ns | External Clock/Timer Input |
| RESPONSES |  |  |  |  |  |  |  |
| 111 | ICLK to TCLK High | 3 | 30 | 3 | 30 | ns |  |
| t12 | TCLK Low Time | 52 | - | 40 | - | ns | Note 3 |
| 113 | TCLK High Time | 64 | - | 52 | - | ns | Note 3 |
| 115 | ICLK to PCLK High | 3 | 30 | 3 | 30 | ns |  |
| 116 | PCLK Low Time | 52 | - | 40 | - | ns | Note 3 |
| 117 | PCLK High Time | 64 | - | 52 | - | ns | Note 3 |
| 119 | ICLK to TCLK Low | - | 35 | - | 32 | ns |  |
| t20 | ICLK to PCLK Low | - | 30 | - | 28 | ns |  |

NOTES: 1. High and low input levele for A.C. test ICLK, NMI, and RESET: 4.0V and 0.4V Other Inputs: 2.4 V and 0.4 V
2. Output load: 100 pF .
3. Tested with $11=11(\mathrm{~min})$. For $11>11(\mathrm{~min})$. add 11 - 11 (min).

# A.C. Electrical Specifications (Continued) VCC $=5 \mathrm{~V}, \pm 10 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Industrial) Temperature Range VCC $=5 \mathrm{~V}, \pm 5 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial) Temperature Range 

MEMORY BUS TIMING (Notes 1 and 2)

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | PMHz |  |  |  |

REQUIREMENTS

| t21 | MD Setup Time | 16 | - | 12 | - | ns | Read Cycle |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| t22 | -MD Hold Time | 4 | - | 4 | - | ns | Read Cycle |

RESPONSES

| t26 | PCLK to MA Valid | - | 51 | - | 43 | ns | Note 4 |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| t28 | MA Hold Time | 20 | - | 20 | - | ns | Note 5 |
| t29 | PCLK to MR $\bar{W}, ~ U D S, ~$ <br> LDS, NEW and BOOT Valid | - | 50 | - | 44 | ns | Note 4 |
| t31 | MR $\bar{W}, ~ U D S, ~ L D S, ~ N E W ~ a n d ~$ <br> BOOT Hold Time | 20 | - | 20 | - | ns | Note 5 |
| t32 | PCLK to MD Valid | - | 16 | - | 14 | ns | Write Cycle |
| t33 | MD Hold Time | 20 | - | 20 | - | ns | Write Cycle, Note 5 |
| t34 | MD Enable Time | -2 | - | -2 | - | ns | Write Cycle, Note 3 |
| t35 | PCLK to MD Disable Time | - | 50 | - | 44 | ns | Write Cycle, Notes 3, 4 |

NOTES: 1. High and low input levels for A.C. test: ICLK, NMI, and RESET: 4.0V and 0.4V Other Inputs: 2.4 V and 0.4 V
2. Output load: 100pF,
3. Output enable and dieable times are characierized only.
4. Tested with 11 apecified minimum and $12=0.541$. For $\mathbf{t 2}>0.5+1(\mathrm{~min})$, add $\mathbf{t 2}-(0.5+1(\mathrm{~min}))$ to this specificalion.
5. Tested with 11 apecified minimum and $12=0.5+1$ For $12<0.5 \circ 11$ (min), subtract $(0.5+11$ (min) $)-12$ from thie specittcation.
A.C. Electrical Specifications (Continued) $V C C=5 \mathrm{~V}, \pm 10 \%, T_{A}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ (Industrial) Temperature Range $\mathrm{VCC}=5 \mathrm{~V}, \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial) Temperature Range
ASIC BUS AND INTERRUPT TIMING (Notes 1 and 2)

| SYMBOL | PARAMETER | 8MHz |  | 10 MHz |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |  |


| REQUIREMENTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 140 | GD Read Setup to PCLK | 60 | - | 50 | - | n8 | Read Cycle |
| 141 | GD Read Setup to $\overline{\mathrm{GIO}}$ | 60 | - | 50 | - | ns | Read Cycle |
| $t 42$ | GD Read Hold from GIO | 0 | - | 0 | - | ns | Read Cycle |
| 143 | GD Read Hold from PCLK | 0 | - | 0 | - | ns | Read Cycle |
| 144 | EI/NMI Setup Time | 30 | - | 25 | - | ns | INT/NMI Cycie |
| 146 | INTSUP Setup Time | 22 | - | 20 | - | ns |  |
| 147 | INTSUP Hold Time | 0 | - | 0 | - | no |  |
| RESPONSES |  |  |  |  |  |  |  |
| 148 | PCLK High to GIO Low | 52 | - | 46 | - | ns | Note 6 |
| 149 | GIO Low Time | 52 | - | 40 | - | ns | Note 6 |
| 150 | ICLK High to $\overline{\text { GIO }}$ Low | - | 35 | - | 30 | ns |  |
| t51 | ICLK High to GIO High | - | 35 | - | 32 | ns |  |
| 152 | PCLK to GA Valid | - | 49 | - | 40 | ns | Note 4 |
| t54 | $\overline{\mathrm{GIO}}$ to GA Hold Time | 12 | - | 12 | - | ns | Note 5 |
| t56 | PCLK to GR/W Valid | - | 50 | - | 42 | ns | Note 4 |
| 158 | $\overline{\mathrm{GIO}}$ to GR/ $\bar{W}$ Hold Time | 12 | - | 12 | - | ns | Note 5 |
| 161 | GD Enable Time | -2 | - | -2 | - | ns | Write Cycle, Note 3 |
| 162 | GD Valid Time | - | 16 | - | 14 | ns | Write Cycle |
| 163 | $\overline{\mathrm{GIO}}$ to GD Hold Time | 12 | - | 12 | - | ns | Write Cycle, Note 5 |
| 165 | $\overline{\text { GIO }}$ to GD Disable Time | - | 50 | - | 44 | ns | Write Cycle, Notes 3, 4 |
| 167 | PCLK to INTA High Time | - | 25 | - | 25 | ns | INTA Cycle |
| 168 | INTA Hold Time | 0 | - | 0 | - | ns | INTA Cycle |
| t69 | $\overline{\mathrm{GIO}}$ High Time | 62 | - | 50 | - | ns. | Note 6 |

NOTES: 1. High and low mput levels for A.C. teet:
ICLK, NMH and RETET: 4.0 V and 0.4 V
Other Inputa: 24V and 0.4V
2. Output load: 100pe.
3. Output enable and diaeble timee are characterteed only.
4. Teated wh 11 apecitiad minimum and $12=0.5+11$. For $12>0.5+11(\mathrm{~mm})$, add $12-(0.5+11(\mathrm{~min}))$ to this specification.
5. Teated with 11 at epectied minimum and $12=0.5 \cdot 11$. For $12<0.5 \cdot 11(\mathrm{~min})$, subtrect $(0.5+1(\mathrm{~min}))-12$ from this apecifit cation.
6. Teated winh $11=11(\mathrm{~min})$. For $11>11(\mathrm{~min})$, add $11-11(\mathrm{~min})$.
 NOTE: For A.C. testing input rise and fall times are driven al 1 volt/ns

## Timing Diagrams



NOTES:

1. NORMAL CYCLE: This waveform describee a normal PCLK cycio and a PCLK cyclo with a Welt state.
2. EXTENDED CYCLE: This waveform deecribee a PCLK cycte for a USER memory access or an external ASIC Bus read cycle when the CYCEXT bit or ARCE bit ts set.
3. EXTENDED CYCLE: This weveform deecribes a CIO cycle for an oxternal ASIC Bue read when the ARCE bit is eet.

FIGURE 22. CLOCK AND WAIT TIMING

El5.EI3


FIQURE 23. TIMER/COUNTER TIMING

## Timing Diagrams (Continued)



NOTES: 1. If both LDS and UDS are low, no memory access is taking place in the current cycle. This only occurs during streamed instructions that do not access memory.
2. During a streamed single cycle instruction, the Memory Data Bus is driven by the processor.

FIGURE 24. MEMORY BUS TIMING


NOTES

1. GIO romains high for internal ASIC bue cycles.
2. GRNW goee low and OD is driven for all ASIC wrke cyciee, including internal once.
3. During non-ASIC wrike cyciee, GD ie not driven by the RTX 2010. Therefore, is recommended that all GD pins be pulled to VCC or GND to minimize power supply current and nolse.

FIGURE 25. ASIC BUS TIMING

Timing Diagrams (Continued)


FIGURE 26. INTERRUPT TIMING: WITH INTERRUPT SUPPRESSION
NOTES: 1. Events in an interrupt sequence are as follows:
e1. The Interrupt Controller samples the interrupt request inputs on the rising edge of PCLK. If NMI rises between e1 and e5, the interrupt vector will be for NMI.
e2. If any interrupt requeate were sampled, the Interrupt Controller issues an interrupt request to the core on the falling edge of PCLK.
e3. The core samples the state of the interrupt requests from the interrupt Controller on the falling edge of PCLK. if INTSUP is high, maskable interrupts will not be detected at this time.
04. When the core samples an interrupt request on the falling edge of PCLK, an Interrupt Acknowledge cycle will begin on the next rising edge of PCLK.
e5. Following the detection of an interrupt requeat by the core, an Interrupt Acknowledge cycle begine. The interrupt vector will be based on the highest priority interrupt request active at this time.
2. 144 is only required to determine when the Interrupt Acknowledge cycle will occur.
3. Interrupt requeste should be held active until the Interrupt Acknowledge cycle for that interrupt occurs.


FIGURE 27. INTERRUPT TIMING: WITH NO INTERRUPT SUPPRESSION

## Timing Diagrams (Continued)



FIGURE 28. NON-MASKABLE INTERRUPT TIMING

NOTES: 1. Events in an interrupt sequence are as follows:
e1. The Interrupt Controller samples the interrupt request inputs on the rising edge of PCLK. If NMI rises between e1 and e5, the interrupt vector will be for NMI.
22. If any interrupt requests were sampled, the Interrupt Controller issues an interrupt request to the core on the falling edge of PCLK.
03. The core samples the state of the interrupt requests from the Interrupt Controller on the falling edge of PCLK. If INTSUP is high, maskable interrupts will not be detected at this time.
04. When the core samples an interrupt request on the falling edge of PCLK, an Interrupt Acknowledge cycle will begin on the next rising edge of PCLK.
e5. Following the detection of an interrupt request by the core, an Interrupt Acknowledge cyele begins. The interrupt vector will be based on the higheat priorily interrupt request active at this time.
2. t44 is only required to determine when the Interrupt Acknowiedee cycte will occur.
3. Interrupt requeste should be hedd active untll the interrupt Acknowledge cycie for that interrupt occure.


BOTTOM VIEW


SIDE VIEW



NOTE: All Dimensions are $\frac{\mathrm{Mn}}{\mathrm{Max}}$, Dimensions are in inches.
Ordering Information
COMMERCIALINDUSTRIAL


Harris Semiconductor products are sold by description only. Harris Somiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingty, the reader is cautioned to verity that data shects are current before placing orders. Information furnished by Harris is believed to be accurate and relieble. However, no responsibility is assumed by Herris or its subsidiaries for its use; nor for any infringements of perents or other subsidiaries.


[^0]:    * NOTE: Awaye read as " 0 ". Should be ect = 0 durtig Witio operations.

