# Released under Creative Commons CC0 1.0 Universal by WISC Technologies copyright assignee from Harris Semiconductor 

## BINAR ${ }^{\text {TM }}$ Opcode Reference

# Preliminary - Version 0.0 

March 1, 1990

| Opcode | Page | Opcode | Page | Opcode | Page | Opcode | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $!$. . | . 4 | <lit> | . 20 | C! INC | 37 |  |  |
| !_INC | . 4 | <loop> | . .21 | C+! | 38 | DROP LIT | .54 .55 |
| $+$ | 5 | <next> | . . 22 | C@ | 38 | DROT ${ }^{-}$. | . 55 |
| +! | . 5 | <short> | . 23 | C@_INC | 39 | DS! . | . 56 |
| +! | . 6 | <trap> | . . 23 | CMŌVE | 39 | DS@ | . 57 |
| +_@ | . 6 | = | . 24 | CONFIG! | 40 | DSWAP | . 57 |
| +_C! | . 7 | = branch | . 24 | CONFIG@ | 41 | DUP | . 58 |
| +_C@ | . 7 | $>$ | . 25 | COUNT ${ }^{\text {a }}$ | 41 | DUP $0<$ | . 58 |
| +_FLAGS | . 8 | >R | . 25 | C OR! | 42 | DUP ${ }^{\text {@ }}$ | 58 59 |
|  | . 8 | ?branch | . 26 | D ${ }^{-1}$. | 42 | ENABLE | . 59 |
| -3 ROLL | . 9 | ? DNEGATE | . 26 | D+ | 43 | EXECUTE | . 60 |
| -ROT . | . 9 | ?DUP | . 27 | D- | 43 | FALSE | . 60 |
| /STRING | 10 | ?EXIT | . 27 | $\mathrm{D}=$ | 44 | FETCH AND ADD | . 61 |
| $0<$ | . 10 | ?NEGATE | . 28 | D $>$ R | 44 | FILL . . . . . . |  |
| $0=$ | 11 | @ | . 28 | D@ | 45 | FP! | . 62 |
| $0=$ NOT | 11 | @! | . . 29 | DASR | 46 | FP+! | . 63 |
| 0> | 12 | @_+ | . . 29 | DBASE! | 46 | FP@ | . 63 |
| 1+ | 12 | @-@ | . 30 | DBASE+! | 47 | FRAME POP | . 64 |
| 1- | 13 | @_INC | . 30 | DBASE+! | 47 | FRAME PUSH | . 64 |
| 2* | 13 | @-LIT+ | . 31 | DBASE+_@ | 48 | H! . . . . . | . 65 |
| $2 /$ PICK | 14 | ABS | . 31 | DBASE@ ${ }^{\text {- }}$ | 48 | H@ | . 65 |
| 2_PICK | 14 | ADC | . 32 | DDROP | 49 | HALT | . 66 |
| 3_ROLL | 15 | AND | . 32 | DDUP | 49 | HALT | 66 |
| 4+ | 15 | AND! | . 33 | DISABLE | 50 | I'! | 67 |
| 4-! | 16 | ASIC! | . 34 | DLSL . . | 50 | $1{ }^{1}$ | . 67 |
| 4-_@ | 16 | ASIC@ | . 34 | DLSR | 51 | 1'@ | . 68 |
| <+loop> | 17 | ASR | . 35 | DNEGATE | 51 | $\mathrm{I}^{-}$ | . 68 |
| <> | 18 | B@ | . 35 | docon | 52 | J | . 69 |
| <cold> | 18 | BIT-CLEAR | . 36 | dovar | 52 | LEAVE | . 70 |
| <do> | 19 | branch | . 36 | DOVER | 53 | LOAD DS | . 70 |
| <interrupt> | 19 | C ! | . 37 | DR> | 53 | LOAD_RS | . 71 |


| Opcode | Page | Opcode | Page | Opcode | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOC ! | 72 | R> | . 89 | SWAP - 1 |  |
| LOC-+! | 72 | R> ! | . .90 | SWAP=--@ | . 106 |
| LOC_@ | 73 | R>-@ | . .90 | SWAP ${ }^{--}$C! | . 107 |
| LOC_@! | 73 | R@-. | . 91 | SWAP_--C@ | . 107 |
| LOC_@+ | 74 | R@! | . . 91 | ROT_- - . | . 108 |
| LOC_@ @ | 74 | R@-4-! | . . 92 | SWAP_OVER! | . 108 |
| LOCB@ | 75 | R@-@ | . . 92 | TEST_AND_SET . | . 109 |
| LOC-C! | 75 | RLC | . . 93 | TEST_UNDER_MASK | . 110 |
| LOC-C@ | 76 | ROLL | . . 93 | TRUE | . 110 |
| LSLN | 76 | ROT | . . 94 | TUCK | . 111 |
| LSRN | . 77 | RP! | . 95 | U $>$. | . 111 |
| LSR | . 78 | RP@ | . . 95 | UDNORMALIZE | . 112 |
| M+ | 78 | RPLIM! | . 96 | UM* . . . . . | . 113 |
| MOVE | 79 | RPLIM@ | . 96 | UM/MOD | . 115 |
| MRAM! | 80 | RRC . . | . 97 | UNORMALIZE | . 116 |
| MRAM@ | 80 | RTI | . 97 | WAIT . . . . | . 117 |
| MROM@ | 81 | S $>$ D | . 98 | WFILL | . 118 |
| NEGATE | 81 | SBASE! | . 98 | XOR | . 118 |
| NIP | 82 | SBASE+! | . 99 |  |  |
| NOP | 82 | SBASE+! | . 99 |  |  |
| NOT | 83 | SBASE+_@ | 100 |  |  |
| not?branch | 83 | SBASE@ ${ }^{\text {- }}$ | 100 |  |  |
| ONE | 84 | SP! . . | 101 |  |  |
| OR | 84 | SP@ | 101 |  |  |
| OR! | 85 | SPLIM! | 102 |  |  |
| OVER | 85 | SPLIM@ | 102 |  |  |
| OVER ! | 86 | STORE_DS | 103 |  |  |
| OVER_+ | 86 | STORE_RS | 103 |  |  |
| OVER_@ | 87 | SWAP - . | 104 |  |  |
| R+! | 87 | SWAP! | 105 |  |  |
| PICK | 88 | SWAP_- | 105 |  |  |


| Value | Opcode | Value | Opcode | Value | Opcode | Value | Opcode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | . NOP | $0 \times 20$ | .?branch | 0x3F | OVER | 0x6A |  |
| $0 \times 01$ | - <interrupt> | $0 \times 21$ |  | 0x40 | OVER QUICK | $0 \times 6 \mathrm{~B}$ | ENABLE |
| $0 \times 03$ | . <trap> | $0 \times 22$ | AND | 0x41 | . . . . . .R> | $0 \times 6 \mathrm{C}$ | DISABLE |
| $0 \times 04$ | <cold> | $0 \times 23$ | AND_QUICK | $0 \times 42$ | R> QUICK | $0 \times 6 \mathrm{D}$ | DISABLE |
| $0 \times 05$ | HALT | $0 \times 24$ | . . . . ASR | $0 \times 43$ | . . . . ROT | 0x6E |  |
| $0 \times 06$ | .NOP_QUICK | $0 \times 25$ | branch | $0 \times 44$ | . RTI | 0x6F |  |
| $0 \times 07$ | . . . 0 | $0 \times 26$ | . . C! | 0x45 | SWAP | 0x70 |  |
| $0 \times 08$ | . $0<$ | $0 \times 27$ | . C@ | 0x46 | SWAP_QUICK | 0x71 | .2*_QUICK |
| $0 \times 09$ | NOT | $0 \times 28$ | . B@ | $0 \times 47$ | . . . . . Us | 0x72 | . - ${ }^{\text {a }}$ |
| OxOA | . $0=$ | $0 \times 29$ | . D ! | $0 \times 48$ | UM* | 0x73 |  |
| $0 \times 0 \mathrm{~B}$ | . $2 /$ | 0x2A | D+ | 0x51 | .UM/MOD | 0x74 | <do> |
| 0x0C | .! | Ox2B | $D>R$ | $0 \times 56$ | . . . XOR | 0x75 | - ${ }^{\text {- }}$ dROP |
| OxOD | SP! | 0x2C | . D@ | $0 \times 57$ | . XOR_QUICK | 0x76 | . DDUP |
| Ox0E | . .SP@ | 0x2D | . DASR | $0 \times 58$ | . . . . ASIC! | 0x77 | NIP |
| $0 \times 0 \mathrm{~F}$ | . . RP! | 0x2E | . .docon | $0 \times 59$ | LIT_ASIC! | 0x78 | NIP_QUICK |
| $0 \times 10$ | . .RP@ | 0x2F | . dovar | 0x5A | . . .ĀSIC@ | 0x79 | -.TUCK |
| $0 \times 11$ | . . . . . + | $0 \times 30$ | DR> | 0x5B | . LIT ASIC@ | 0x7A | TUCK |
| $0 \times 12$ | . +_QUICK | $0 \times 31$ | .DROP | 0x5C | . . DBASE! | $0 \times 7 B$ |  |
| $0 \times 13$ | . - 1 | $0 \times 32$ | DROP_QUICK | 0x5D | . DBASE@ | $0 \times 7 \mathrm{C}$ | ?DUP |
| $0 \times 13$ | TRUE | $0 \times 33$ | -.DUP | 0x5E | . .SPLIM! | 0x7D | . ABS |
| $0 \times 14$ |  | $0 \times 34$ | DUP_QUICK | $0 \times 5 \mathrm{~F}$ | . . SPLIM@ | 0x7E | DLSL |
| $0 \times 15$ | . . .<lit> | $0 \times 35$ | .EXECUTE | $0 \times 60$ | . . . FP! | 0x7F | DOVER |
| $0 \times 16$ | . <short> | $0 \times 36$ | . H | $0 \times 61$ | .FP@ | 0x80 | DSWAP |
| $0 \times 17$ | . . . . . LIT ${ }^{+}$ | $0 \times 37$ | . . H @ | $0 \times 62$ | . .MRAM! | $0 \times 81$ | . DROT |
| $0 \times 18$ | <short>_QUICK | $0 \times 38$ | . . . R@ | $0 \times 63$ | . .MRAM@ | $0 \times 83$ | S $>\mathrm{D}$ |
| $0 \times 19$ | . LIT_+_QUICK | $0 \times 39$ | .R@_QUICK | $0 \times 64$ | . .RPLIM! | $0 \times 84$ | NEGATE |
| $0 \times 1 \mathrm{~A}$ | . . . . <loop> | $0 \times 3 \mathrm{~A}$ | I_+ | $0 \times 65$ | .RPLIM@ | $0 \times 85$ | DNEGATE |
| $0 \times 1 \mathrm{C}$ | . PICK | $0 \times 3 \mathrm{~B}$ |  | $0 \times 66$ | SBASE! | $0 \times 86$ | . . . D- |
| $0 \times 1 \mathrm{D}$ | ROLL | 0x3C | . J | $0 \times 67$ | SBASE@ | $0 \times 87$ | /STRING |
| 0x1E | > | 0x3D | . . OR | $0 \times 68$ | . . .WAIT | $0 \times 88$ | . CMOVE |
| 0x1F | . $>\mathrm{R}$ | $0 \times 3 \mathrm{E}$ | . OR_QUICK | $0 \times 69$ | .CONFIG@ | $0 \times 8 \mathrm{~B}$ | . .MOVE |



## This is a preliminary document. While reasonable effort has been made to ensure its accuracy, it probably has minor errors, and is subject to change.

Please report any errors or omissions so that they may be corrected in the final version.

This document lists the BINAR instruction set as used with the target-resident Forth compiler. The opcodes are designed to represent the operation of the machine conveniently for Forth programmers. The "assembly language" instruction set for use with other language will use different naming conventions and syntax.

## Notation:

Addresses are represented by "addr".
Signed 32 -bit integers are represented by " n ". 32-bit integers treated as unsigned quantities are represented by "un".

Signed 64-bit integers are represented by "d". They are placed on the stack as a pair of 32 -bit values, with the more significant 32 bits on the top of the stack with respect to the least significant 32 bits. 64 -bit integers treated as unsigned quantities are represented by "ud".

Signed 16-bit integers are represented by " $h$ ". 16-bit integers treated as unsigned quantities are represented by "uh".

Signed 8-bit integers are represented by "b". 8-bit integers treated as unsigned quantities (e.g. characters) are represented by " $c$ ".

Logical flags are represented by "flag". Flags input to an opcode are true if non-zero. Flags output by opcodes are 0 if false, -1 if true.

All quantities are 32 -bit signed integers unless otherwise specified. Bits are numbered from lowest to highest, with bit 0 being the lowest order bit, and bit 31 being the highest order bit of a 32 -bit quantity (the sign bit).

Each opcode starts at the top of a new page. The mnemonic is the Forth notation for the opcode. Below the header is a stack picture which shows the inputs and outputs of the opcode. As an example, the word with the following stack picture:
( n1 b2 addr3 $\rightarrow$ n4 un5)
takes three inputs on the data stack: a signed 32 -bit integer n1, a signed 8-bit integer b2, and an address addr3, with addr3 on the top of the stack, b 2 as the second element on the stack, and n 1 as the third element on the stack. The word returns two quantities on the data stack: a signed 32 -bit integer n 4 as the second element on the stack, and an unsigned 32 -bit integer un5 on the top of the stack. In words which affect the return stack, the notation "RS( $\rightarrow$ )" is used in a similar manner. The notation "Immediate" to the right of a stack notation means that that stack picture applies to the immediate operand mode of the instruction, using the literal field to supply a constant value.

Some opcodes require address or literal fields for proper operation. When the encoding notation includes "/ lit", then the short or long literal instruction fields must be used with the opcode, mandating use of the JNEXT, EXIT, or 2OPS instruction formats. Literal fields are used as sign-extended integers. When the encoding notation includes "/ call", then the CALL instruction format must be used, and bits 2-22 of the word aligned address of the call target (typically a conditional branch target) must be placed in bits 2-22 of the CALL instruction. Encodings that are annotated "(2OPS format)" may only be used in the

2OPS format, but provide single-cycle instruction execution.

Some opcodes have variants that allow the use of either a literal field or a data stack value for operation. In these cases, the description is written for the variant that uses the data stack, with appropriate annotation for the behavior of the literal field.

Words that have an effect on the Return Stack should only be used in JNEXT or 2OPS instruction formats unless otherwise noted. Return Stack manipulation words can interfere with the operation of subroutine calls and returns in subtle ways that are not obvious to the casual user.

## Alignment:

All word addresses are forced to be word aligned by ignoring the bottom two bits (i.e., bits 0 and 1 ) and substituting zeros.

All half-word addresses are forced to be half-word aligned by ignoring the bottom bit (i.e., bit 0 ) and substituting a zero.

## Cautions:

The instruction set and its implementation can and will be changed somewhat on the next version of the silicon. Therefore, code that exploits the particular numeric value of an opcode or any unusual properties of its interpretation must be avoided. Code should be written so that replacing an opcode with an equivalent subroutine call will have no adverse effects. This is extremely easy to do on a stack machine, and so should present no real problem.

The "conventional" mnemonics are very preliminary, and are subject to change without notice during the implementation of the RTX assembler. The "Forth" mnemonics are reasonably stable, and track words available in the target-resident Forth compiler being developed
by Harris.

BINAR QUICK REFERENCE
Harris Semiconductor Proprietary Information


!

> Store
> $(\mathrm{n} 1$ addr2 $\rightarrow$ )
> $(\mathrm{n} 1 \rightarrow)$ Immediate

## Encoding:

| $0 \times 0 \mathrm{C}$ | 4 cycles |
| :--- | :--- |
| $0 \times B 1 /$ lit | 4 cycles |

## Operation:

Store n 1 at address addr2. The store immediate variant uses the literal field to provide the value of addr2.

## Implementation:

opcode: 1
0 : SOURCE=DHI
ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DS INC[DP] DEST=RAM-1 ; ;
2: ; ;
3: SOURCE=DS INC[DP] ALU=B
DECODE ; ;
opcode: LIT_!
$0: S O U R C E=L I T \quad$ ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DHI DEST=RAM-1 ; ;
2: ; ;
3: SOURCE=DS INC[DP] ALU=B DECODE ; ;

## ! INC

## Incrementing Store ( n 1 addr2 $\rightarrow$ addr3) Immediate

## Encoding:

$$
0 \times F 0 / \text { lit } \quad 4 \text { cycles }
$$

## Operation:

Store value n 1 at location addr2, then add the compiled instruction literal field to addr2, leaving addr3.

## Implementation:

opcode: ! INC
0: SOURCE= $=$ DHI
ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DS INC[DP] DEST=RAM-1; ;
2: ; ;
3: SOURCE=LIT ALU=A+B DECODE ; ;

## $+$

$$
\begin{gathered}
\text { Add } \\
(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 3) \\
(\mathrm{n} 1 \rightarrow \mathrm{n} 3) \text { Immediate }
\end{gathered}
$$

## Encoding:

| $0 \times 11$ | 2 cycles |
| :--- | :--- |
| $0 \times 12$ | 1 cycle (2OPS format) |
| $0 \times 17 /$ lit | 2 cycles |
| $0 \times 19 /$ lit | 1 cycle (2OPS format) |

## Operation:

Add n 1 and n 2 , giving $\mathrm{n} 3=\mathrm{n} 1+\mathrm{n} 2$. In the immediate variant, the value n 2 is provided by the literal field.

## Implementation:

opcode: +

```
0: SOURCE=DS INC[DP] ALU=A+B ;;
1: DECODE ;;
```

opcode: +_QUICK
0 : SOURCE=DS INC[DP] ALU=A+B DECODE ; ;
opcode: LIT +
0: SOURCE=LIT $\quad A L U=A+B$; ;
1: DECODE ; ;
opcode: LIT + QUICK
0: SOURCE=LIT- $A L U=A+B \quad$ DECODE ; ;

## $+!$

## Add To Memory <br> ( n 1 addr2 $\rightarrow$ )

## Encoding:

$$
0 \times 73 \quad 7 \text { cycles }
$$

## Operation:

Performs an atomic increment of the word at addr2 by value $n 1$.

## Implementation:

opcode: +!

```
0: SOURCE=DHI ADDR=BUS+0(CYCLE) ;
1: RAM-RMW ; ;
2: SOURCE=DS INC[DP] ALU=B ; ;
3: SOURCE=RD ALU=A+B CYCLE-RAM ; ;
4: SOURCE=DHI DEST=RAM-! ; ;
5: SOURCE=DS INC[DP] ALU=B ;;
6: DECODE ; ;
```



> Indexed Store
> $(\mathrm{n} 1 \mathrm{n} 2$ addr3 $\rightarrow$ )
> $(\mathrm{n} 1$ addr3 $\rightarrow$ ) Immediate

Encoding:

| $0 \times 59$ | 5 cycles |
| :--- | :--- |
| $0 \times F B$ |  |
| 0xit | 5 cycles |

## Operation:

Add the offset n 2 to addr3, then store the value $n 1$ in that same memory location. In the immediate variant, the value n 2 is taken from the literal field.

## Implementation:

```
opcode: + &
0: SOURCE=DS INC[DP] AUU=A+B ; ;
1: SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
2: SOURCE=DS INC[DP] DEST=RAM-1 ; ;
3: ;;
4: SOURCE=DS INC[DP] ALU=B DECODE ; 
opcode: LIT+_!
0: SOURCE=LIT ALU=A+B ; ;
1: SOURCE=DHI ADDR=BUS+0 (CYCLE) ;;
2: SOURCE=DS INC[DP] DEST=RAM-! ; ;
3: ; ;
4: SOURCE=DS INC[DP] ALU=B DECODE ;;
```


## +_@

$$
\begin{gathered}
\text { Indexed Load } \\
\text { ( n1 addr2 } \rightarrow \text { n3 ) } \\
\text { ( addr2 } \rightarrow \text { n3 ) Immediate }
\end{gathered}
$$

Encoding:

| $0 \times F 3$ | 5 cycles |
| :--- | :--- |
| $0 \times F 4 /$ lit | 5 cycles |

## Operation:

Add the offset n1 to addr2, then fetch the value n 3 from that memory location. In the immediate variant, the value $n 1$ is provided by the literal field.

## Implementation:

```
opcode: + @
0: SOURCE=DS INC[DP] ALU=A+B ;;
1: SOURCE=DHI ADDR=BUS+0(CYCLE) ;;
2: ;;
3: ; ;
4: SOURCE=RD ALU=B DECODE ;;
opcode: LIT+ e
0: SOURCE=LIT ALU=A+B ;;
1: SOURCE=DHI ADDR=BUS+0(CYCLE) ;;
2: ;;
3: ;:
4: SOURCE=RD ALU=B DECODE ;;
```


## +_C!

## Indexed Store Character <br> ( b1 n2 addr3 $\rightarrow$ ) <br> (b1 addr3 $\rightarrow$ ) Immediate

Encoding:

| $0 \times 5 A$ | 5 cycles |
| :--- | :--- |
| $0 \times F C /$ lit | 5 cycles |

Operation:
Add the offset n 2 to addr3, then store the value b1 in that memory location. The highest 24 bits of the stack value for b1 are ignored. In the immediate variant, the value n 2 is provided by the literal field.

## Implementation:

```
opcode: +_Cl
0: SOURCE=DS INC[DP]
SOURCE=DHT
ADDR=BUS+0 (CYCLE) ;
2: SOURCE=DS INC[DP] DEST=RAM-C! ;;
3: ;;
4: SOURCE=D INC[DP] ALU=B DECODE ; ;
opcode: LIT+_C!
0: SOURCE=LIT ALU=A+B ; 
1: SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
2: SOURCE=DS INC[DP] DEST=RAM-C! ; ;
3: ; ;
4: SOURCE=DS INC[DP] ALU=B DECODE ; ;
```


## +_C@

```
Indexed Load Character
            ( n1 addr2 -> c3)
    ( addr2 -> c3) Immediate
```

Encoding:

| $0 \times 55$ | 5 cycles |
| :--- | :--- |
| $0 \times 56$ |  |
| 0xit | 5 cycles |

## Operation:

Add the offset n1 to addr2, then fetch the value c3 from that memory location. c3 is zero-extended to form a 32 -bit stack word. In the immediate variant, the value $n 1$ is provided by the literal field.

## Implementation:

```
opcode: +_ce
0: SOURCE=DS INC[DP] ALU=A+B ; ;
1: SOURCE=DHI ADDR=BUS+0 (CYCLE) ; ;
2: RAM-C@ ; ;
3: ; ;
4: SOURCE=RD ALU=B DECODE ;;
opcode: LIT+_C@
0: SOURCE=LIT ALU=A+B ;;
1: SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
2: RAM-C@ ; ;
3: ; ;
4: SOURCE=RD ALU=B DECODE ; ;
```


## +_FLAGS

## Add With Flags <br> ( n1 n2 $\rightarrow$ n3 MISC)

## Encoding:

$0 \mathrm{xC4} \quad 2$ cycles

## Operation:

Perform an addition of n 1 and n 2 giving $\mathrm{n} 3=\mathrm{n} 1+\mathrm{n} 2$. Additionally, return the value of the MISC bus source, the lowest bits of which contain the ALU flags resulting from the addition (bit $0=\mathrm{C}$, bit $1=\mathrm{Z}$, bit $2=\mathrm{S}$, bit $4=$ V).

## Implementation:

opcode: +_FLAGS
0 : SOURCE=DS $\quad A L U=A+B$;
1: DS-FROM-DHI
SOURCE=MISC ALU=B DECODE ; ;

## Subtract <br> $$
(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 3)
$$

## Encoding:

$$
0 \times 14 \quad 2 \text { cycles }
$$

## Operation:

Subtract n2 from n1, giving n3= n1-n2.

## Implementation:

opcode: -
0: SOURCE=DS $\quad A L U=B \quad D S-F R O M-D H I$; ;
1: SOURCE=DS INC[DP] ALU=A-B DECODE ; ;

## -3_ROLL

## Put Top As Fourth

( n 1 n 2 n3 n4 $\rightarrow$ n4 n1 n2 n3)

## Encoding:

$$
0 \times 5 F \quad 5 \text { cycles }
$$

## Operation:

Perform a "backwards ROLL" of the data stack involving 4 elements, moving the top stack element into the fourth-from-top position. This is an inverse operation to 3_ROLL.

## Implementation:

```
opcode: -3 ROLL
0: SOURCE=\overline{DS INC[DP] DEST=DLO ; ;}
1: SOURCE=DS INC[DP] DHI[1] ALU=B ; ;
2: DHI[0] DS-FROM-DHI
    SOURCE=DS ALU=B ; ;
3: DHI[0] DEC[DP] DS-FROM-DHI
    SOURCE=DLO ALU=B ;;
4: DHI[1] DEC[DP] DS-FROM-DHI
    DECODE ; ;
```

-ROT

## Put Top as Third <br> ( $\mathrm{n} 1 \mathrm{n} \mathbf{n} \mathbf{n 3} \rightarrow \mathrm{n} 3 \mathrm{n} 1 \mathrm{n} 2$ )

## Encoding:

$$
0 \times 94 \quad 3 \text { cycles }
$$

Operation:
Perform a "backwards ROLL" of the data stack involving 3 elements, moving the top stack element into the third-from-top position. This is an inverse operation to ROT.

## Implementation:

```
opcode: -ROT
0: SOURCE=DS INC[DP] DHI[1] ALU=B ;;
1: DHI[0] DS-FROM-DHI
    SOURCE=DS ALU=B ;;
2: DEC[DP] DHI[0] DS-FROM-DHI
    SOURCE=DHI[1] ALU=B DECODE ;;
```


## /STRING

## Chop String <br> ( addr1 cnt2 n3 $\rightarrow$ addr4 cnt5 )

Encoding:

$$
0 \times 87 \quad 4 \text { cycles }
$$

## Operation:

Zen-Forth support word for truncating the left-most n3 characters of a string represented by addr1 and ent2. Addr4 is computed as addr1+n3. Cnt5 is computed as cnt2-n3.

```
Implementation:
opcode: /STRING
0: DHI[0] ALU=notA DEST=DHI[1] ;
1: SOURCE=DS INC[DP]
    DHI[1] ALU=A+B+1 ;
2: SOURCE=DS ALU=A+B ;;
3: DHI[0] DS-FROM-DHI
    SOURCE=DHI[1] ALU=B DECODE ;;
```


## $0<$

## Test For Less Than Zero <br> $$
\text { ( n1 } \rightarrow \text { flag2 ) }
$$

## Encoding:

$$
0 x 08 \quad 2 \text { cycles }
$$

## Operation:

Flag2 is true if $n 1$ is less than zero (i.e., if sign bit is set).

## Implementation:

opcode: 0<
$0:$ JMP=01s ;

2: ALU=0 DECODE ; ;
3: ALU=-1 DECODE ; ;


## $0=$ NOT <br> Test For Not Equal To Zero <br> ( $\mathrm{n} 1 \rightarrow$ flag2 )

Encoding:

$$
0 x 90 \quad 2 \text { cycles }
$$

Operation:
Flag2 is true if $n 1$ is not equal to zero. Useful for forcing a clean flag value of -1 or 0 if $n 1$ is a "dirty" flag value.

```
Implementation:
opcode: 0=_NOT
0: JMP=01Z ;
2: ALU=-1 DECODE ;;
3: ALU=0 DECODE ;;
```

$0>$

## Test For Greater Than Zero <br> $$
\text { ( } \mathrm{n} 1 \rightarrow \text { flag2 ) }
$$

## Encoding:

$$
\text { 0x91 } 3 \text { cycles }
$$

## Operation:

 for exactly equal to zero.Implementation:
Implementation:
opcode: 0>
opcode: 0>
0: JMP=01Z ;;
0: JMP=01Z ;;
2: ( <>0 ) JMP=10S ;;
2: ( <>0 ) JMP=10S ;;
3: ( =0 ) JMP=101 ;;
3: ( =0 ) JMP=101 ;;
4: ( >0 ) ALU=-1 DECODE ;;
4: ( >0 ) ALU=-1 DECODE ;;
5: (<=0 ) ALU=0 DECODE ;;
5: (<=0 ) ALU=0 DECODE ;;

Flag2 is true if n 1 is greater than zero. This involves both a check of the sign bit and a test
$1+$

$$
\begin{aligned}
& \text { Increment } \\
& (\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\end{aligned}
$$

Encoding:

$$
0 \mathrm{x} 6 \mathrm{E} \quad 2 \text { cycles }
$$

Operation:
Increments n1, producing n2 = n1 +1

## Implementation:

opcode: 1+
0: $A L U=A+1$;
1: DECODE ; ;

1-

$$
\begin{aligned}
& \text { Decrement } \\
& (\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\end{aligned}
$$

## Encoding:

0x6F $\quad 2$ cycles

## Operation:

Decrements n1, producing n2 = n1-1

## Implementation:

opcode: 1-
0 : $A L U=A-1$; ;
1: DECODE ;

2*

## Logical Shift Left <br> $$
(\mathrm{n} 1 \rightarrow \mathrm{n} 2 \text { ) }
$$

## Encoding:

| $0 \times 70$ | 2 cycles |
| :--- | :--- |
| $0 \times 71$ | 1 cycle (2OPS format) |

## Operation:

Shifts n 1 left by 1 bit, producing n 2 . This is equivalent to multiplication by 2 .

## Implementation:

opcode: 2*
$0: A L U=A+A$;
1: DECODE ; ;
opcode: 2*_QUICK
0: $A L U=A+A \quad D E C O D E$; ;

## 2/

## Divide by 2

$$
(\mathrm{n} 1 \rightarrow \mathrm{n} 2)
$$

Encoding:

$$
\text { 0x0B } \quad 3 \text { cycles }
$$

## Operation:

Performs truncated signed division by two. This is true division, not simply a shift right operation.

## Implementation:

```
opcode: 2/
0: ALU=notA DEST=DHI[1] JMP=01S ;;
( Input non-negative )
2: ALU=A CIN=0 SR[ALU] JMP=110 ; ;
6: DECODE ; ;
( Input negative )
3: JMP=10Z ;; ( test for -1 )
( Input was not -1 )
4: ALU=A+1 SR[ALU] DECODE ; ;
( Input was -1 )
5: ALU=0 DECODE ; ;
```


## 2_PICK

## Push 3rd Element On Stack <br> ( $\mathrm{n} 1 \mathrm{n} 2 \mathrm{n} 3 \rightarrow \mathrm{n} 1 \mathrm{n} 2 \mathrm{n} 3 \mathrm{n} 1$ )

Encoding:
0x92 3 cycles

## Operation:

Copies the third element on the stack to the top of stack.

## Implementation:

## opcode: 2 PICK

0: INC[DP] ; ;
1: SOURCE=DS DEC[DP] DHI[1] ALU=B ;
2: DEC[DP] DS-FROM-DHI DHI[0]
SOURCE=DHI[1] ALU=B DECODE ; ;

## 3 ROLL

## Get Fourth Element On Stack ( n1 n2 n3 n4 $\boldsymbol{\rightarrow}$ n2 n3 n4 n1 )

Encoding:

$$
0 \times 93 \quad 5 \text { cycles }
$$

## Operation:

Moves the fourth element on the stack to the top of stack.

## Implementation:

opcode: 3 ROLL
0: SOURCE=DS INC[DP] DEST=DLO ; ;
1: SOURCE=DS INC[DP] DHI[1] ALU=B ; ;
2: DHI[1] DS-FROM-DHI
SOURCE=DS ALU=B ; ;
3: SOURCE=DLO DEC[DP] DEST=DS ;
4: DEC[DP] DHI[0] DS-FROM-DHI
SOURCE=DHI[1] ALU=B DECODE ;

4+

$$
\begin{aligned}
& \text { Increment By } 4 \\
& \quad(\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\end{aligned}
$$

Encoding:

$$
0 x 72 \quad 2 \text { cycles }
$$

Operation:
Adds 4 to n 1 , giving $\mathrm{n} 2=\mathrm{n} 1+4$.
Implementation:

```
opcode: 4+
0: SOURCE=4 ALU=A+B ;;
1: DECODE ;
```



```
4-@
```


## Load From Address-4

```
            ( addr1 -> n2)
Encoding:
\[
0 \times 96 \quad 4 \text { cycles }
\]
Operation:
Fetches value n 1 from address "addr1-4".
```


## Implementation:

```
opcode: 4-_e
0: SOURCE=DHI ADDR=BUS-4 (CYCLE) ; ;
1: ; ;
2: ;
3: \(\operatorname{SOURCE}=R D \quad \mathrm{ALU}=\mathrm{B} \quad \mathrm{DECODE}\); ;
```


## < + loop $>$

$$
\begin{gathered}
\text { Loop, Count By N } \\
(\mathrm{n} 1 \rightarrow) \\
\mathrm{RS}(\text { limit1 index2 } \rightarrow \text { limit1 index3 } \\
\ldots \rightarrow)
\end{gathered}
$$

Encoding:

$$
0 \times 1 \text { F0 / call } \quad 7 / 10 \text { cycles }
$$

## Operation:

Adds n 1 to the loop index index2, then checks to see if the new index value index 3 exceeds the loop limit limit1. If $n 1$ is non-negative, then "exceeds" is defined as index $3>$ limit1. If n 1 is negative, then "exceeds" is defined as index3 <= limit1. If index3 exceeds limit1, the index and limit are popped off the return stack and execution continues in-line. If index3 does not exceed limit1, the new index value is stored on the return stack, and a branch is taken to the target address. This opcode is always compiled with a CALL instruction type, where the CALL address field supplies the branch address. The opcode takes 7 clock cycles if the branch is taken, 10 clock cycles if not taken. This opcode assumes that index3 and limit1 will never differ in value more than $0 \times 80000000$. In other words, it does not check for overflow when doing the comparison.

## Notes:

This opcode is broken in the BINAR ROM. The Implementation given below is correct, and is loaded as an MRAM opcode during Forth cold-start.

## Implementation:

```
opcode: <+loop>
0: SOURCE=RETURN-SAVE DEST=DLO ;;
1: DEC[DP] SOURCE=DHI DEST=DS
                                    INC[RP] ; ;
2: SOURCE=RS INC[RP] ALU=A+B ; ;
3: SOURCE=RS ALU=A-B DEST=DHI[1] ; ;
( If result sign same as incremnt, done )
4: SOURCE=DS INC[DP] DHI[1] ALU=AxOrB ; ;
5: SOURCE=DHI DEC[RP] DEST=RS
    JMP=11S ; ;
( Signs different, continue loop )
7: SOURCE=DS INC[DP] ALU=B DECODE ;;
( Signs match, abort loop )
6: SOURCE=DLO ADDR=BUS+0 (CYCLE)
    INC[MPC] JMP=101 ; ;
NEXT opcode
5: INC[RP] ;;
6: INC[RP] LATCH-INSTRUCTION ; ;
7: SOURCE=DS INC[DP] ALU=B DECODE ; ;
```


## $<>$

## Test For Not Equal <br> $$
\text { ( n1 n2 } \rightarrow \text { flag3 ) }
$$

Encoding:
0x7B $\quad 3$ cycles
Operation:
Flag3 is true if n 1 is not equal to n 2 .

## Implementation:

opcode: <>
0: SOURCE=DS INC[DP] ALU=A-B ; ;
1: JMP=01Z ; ;

```
2: ALU=-1 DECODE ;; ( Result not0, <> )
```

3: $\operatorname{ALU}=0$ DECODE ; ; ( Result 0, = )

## <cold $>$

## Cold Start

$(\rightarrow)$

## Encoding:

$0 x 04 \quad 8$ cycles

Operation:
Opcode executed when the RESET pin is released. Use at any other time is not recommended

## Implementation:

```
opcode: <cold>
```

0: ; ;
1: i;
2: ;
3: ;
4: ; ;
5: ; ;
6: ; ;
7: ALU=0 DECODE ; ;

## <do>

## Start Loop

$$
\begin{gathered}
(\operatorname{limit1} \text { start2 } \rightarrow) \\
\text { RS }(\rightarrow \text { limit1 index2 })
\end{gathered}
$$

Encoding:

$$
0 \times 74 \quad 3 \text { cycles }
$$

## Operation:

The limit1 and start2 value for a loop are moved from the data stack to the return stack (where the start value becomes the initial index value). This opcode is compatible with all looping instructions except NEXT.

## Notes:

Do not combine this opcode with a CALL or EXIT instruction.

## Implementation:

```
opcode: <do>
0: SOURCE=DS INC[DP] DEC[RP] DEST=RS ; ;
1: SOURCE=DHI DEC[RP] DEST=RS ; ;
2: SOURCE=DS INC[DP] ALU=B DECODE ; ;
```


## < interrupt >

## Interrupt

$$
\begin{aligned}
(\rightarrow \mathrm{n} 1) \\
\mathrm{RS}(\rightarrow \text { addr2 }
\end{aligned}
$$

## Encoding:

$$
0 x 01 \quad 2 \text { cycles }
$$

## Operation:

This is the opcode executed when an interrupt is recognized. The n1 value returned is the configuration register value before the interrupt was processed. This value contains the interrupt mask bit in bit 0 (*before* the interrupt mask bit was set by processing the interrupt), as well as the four bits indicating data or return stack interrupts. The interrupt restart address plus 4 is pushed as value addr2 onto the return stack (in order to restart after an interrupt, the value addr2-4 is used as the restart address).

## Notes:

This opcode is automatically invoked by the hardware when processing an interrupt. Its definition is subject to change in future chip revisions, so using it for other purposes would be dim-witted.

## Implementation:

opcode: <interrupt>
0: DEC[RP]
( Required to catch return address! )

```
    DEC[DP] DS-FROM-DHI
    SOURCE=CONFIG ALU=B ;;
1: DECODE ;;
```


## <lit>

## Push Long Immediate

$$
(\rightarrow \mathrm{n} 1)
$$

## Encoding:

$$
0 \times 15 / \text { call } \quad 4 \text { cycles }
$$

## Operation:

Returns an in-line 32 -bit literal value n1. The <LIT> opcode is compiled with a CALL instruction whose address field points to the next instruction to be executed, typically (but not necessarily) at the address of the <LIT> instruction plus 8. The memory word after the <LIT> instruction (at <LIT> instruction plus 4 in memory) contains the 32 -bit value returned as $n$.

## Implementation:

```
opcode: <lit>
```

0 : SOURCE=RETURN-SAVE
ADDR=BUS+0 (CYCLE) ;
1: DEC[DP] DS-FROM-DHI INC[RP] ; ;
2: ; ;
3: SOURCE=RD ALU=B DECODE ; ;

## < loop> <br> $$
\begin{gathered} \text { Loop } \\ (\rightarrow) \\ \text { RS( limit1 index2 } \rightarrow \text { limit1 index3 } \\ \ldots \rightarrow) \end{gathered}
$$

## Encoding:

$$
0 \times 1 \mathrm{~A} / \text { call } \quad 6 / 9 \text { clocks }
$$

## Operation:

Adds 1 to the loop index index2, then checks to see if the new index value index 3 exceeds (is greater than or equal to) the loop limit limit1. If index3 exceeds limit1, the index and limit are popped off the return stack and execution continues in-line. If index 3 does not exceed limit1, the new index value is stored on the return stack, and a branch is taken to the target address. This opcode is always compiled with a CALL instruction type, where the CALL address field supplies the branch address. The opcode takes 6 clock cycles if the branch is taken, 9 clock cycles if not taken. This opcode assumes that index 3 and limit1 will never differ in value more than $0 \times 80000000$. In other words, it does not check for overflow when doing the comparison.

## Implementation:

```
opcode: <loop>
0: DEC[DP] DS-FROM-DHI
    SOURCE=RETURN-SAVE DEST=DLO ; ;
1: INC[RP] ALU=0 ; ;
```

```
2: SOURCE=RS INC[RP] ALU=A+B+1 ; ;
3: SOURCE=RS ALU=A-B DEST=DHI[1] ; ;
4: SOURCE=DHI DEC[RP] DEST=RS
                                    JMP=11S ;:
( Negative result, continue loop )
7: SOURCE=DS INC[DP] ALU=B DECODE ; ;
( Non-Negative comparison, abort loop )
6: SOURCE=DLO ADDR=BUS+0 (CYCLE)
    INC[MPC] JMP=101 ;;
NEXT opcode
5: INC[RP] ; ;
6: INC[RP] LATCH-INSTRUCTION ; ;
7: SOURCE=DS INC[DP] ALU=B DECODE ; ;
```


## <next>

## Count Down Loop <br> $(\rightarrow)$ <br> RS( count1 $\rightarrow$ count2 <br> $\ldots \rightarrow$ )

Encoding:

$$
0 \times E 1 \quad 4 \text { cycles }
$$

## Operation:

Decrements loop counter count1 (at top of return stack) by 1 , then checks for new count2 value equal to zero. If count2 is zero, then it is popped off the return stack and execution continues in-line. If the count2 is non-zero, it is placed on the return stack, and a branch is taken to the target address. This opcode is always compiled with a CALL instruction type, where the CALL address field supplies the branch address. Note that an initial count value of -1 performs 4 giga-iterations.

## Implementation:

opcode: <next>
( Remember that lst cycle will get pre-call RS value )
0: SOURCE=RS DHI[1] ALU=B ; ;
1: SOURCE=RS INC[RP]
ADDR=BUS+0 (CYCLE )
$\mathrm{DHI}[1] \quad \mathrm{ALU}=\mathrm{A}-1 \quad \mathrm{JMP}=01 \mathrm{Z}$; ;
( Zero flag, fall through )
3: INC[RP] ; ;

```
4: LATCH-INSTRUCTION ; ;
5: DECODE ; ;
( Non-zero flag, take the branch )
2: SOURCE=DHI[1] DEST=RS JMP=110 ;;
6: ; ;
7: DECODE ; ;
```


## <short>

## Push Short Immediate <br> ( $\rightarrow$ n1) Immediate

Encoding:

| $0 \times 16 /$ lit | 2 cycles |
| :--- | :--- |
| $0 \times 18 /$ lit | 1 cycle (2OPS format) |

## Operation:

Pushes the compiled instruction lit field onto the stack as n 1 .

## Notes:

Use the <LIT> opcode if a full 32-bit literal value is required.

## Implementation:

opcode: <short>
0: SOURCE=LIT ALU=B
DEC[DP] DS-FROM-DHI ; ;
1: DECODE ; ;
opcode: <short> QUICK
0 : SOURCE=LIT ALU=B
DEC[DP] DS-FROM-DHI DECODE ;

## <trap> <br> $$
\begin{aligned} & \text { Illegal Opcode Trap } \\ & \quad(\rightarrow \text { addr1 n2 }) \end{aligned}
$$

## Encoding:

$$
0 x 03 \quad 5 \text { cycles }
$$

Operation:
Perform a subroutine call to address $\$$ FFFFFFFC (regardless of instruction type). The address just beyond the address of the instruction containing this opcode (i.e., the instruction's address plus 4) is returned as addr1, and the value of the MISC register (which, among other things, contains the micro-address field indicating the value of the opcode causing the fault) is returned as n 2 . This opcode is invoked by hardware whenever an illegal opcode value is interpreted at execution time. It may also be used as a software interrupt if desired with appropriate trap handling software.

## Implementation:

```
opcode: <trap>
0: DEC[DP] DS-FROM-DHI
    SOURCE=RETURN-SAVE ALU=B ; 
: SOURCE=0 ADDR=BUS-4(CYCLE) ; ;
2: DEC[DP] DS-FROM-DHI
    SOURCE=MISC ALU=B ; ;
3: LATCH-INSTRUCTION ; ;
4: DECODE ; ;
```


## $=$

## Test For Equal <br> ( $\mathrm{n} 1 \mathrm{n} 2 \rightarrow$ flag3 )

## Encoding: <br> 0x7A $\quad 3$ cycles

Operation:
Flag3 is true if n 1 and n 2 are equal.

## Implementation:

opcode: =
0: SOURCE=DS INC[DP] ALU=A-B ; ;
1: JMP=01Z ; ;
2: ALU=0 DECODE ; ; ( Result not0, <> )

3: ALU=-1 DECODE ; ; ( Result 0, = )

## = branch

## Jump If Equal <br> ( $\mathrm{n} 1 \mathrm{n} 2 \rightarrow$ )

## Encoding:

$$
0 x 99 \text { / call } 5 \text { cycles }
$$

## Operation:

Branch if n 1 and n 2 are equal. The $=$ branch opcode is compiled with a CALL instruction having an address field pointing to the branch target.

## Implementation:

opcode: =branch
0: SOURCE=DS INC[DP] ALU=A-B ; ;
1: SOURCE=RS ADDR=BUS+0 (CYCLE) ; ;
2: INC[RP] JMP=10Z ; ;
( Non-Zero flag, fall through )
4: LATCH-INSTRUCTION JMP=111; ;
7: SOURCE=DS INC[DP] ALU=B DECODE ;:
( zero flag, take the branch )
5: ;
6: SOURCE=DS INC[DP] ALU=B DECODE ; ;

## Test For Greater Than ( $\mathrm{n} 1 \mathrm{n} 2 \rightarrow$ flag3 )

## Encoding: <br> $0 x 1 \mathrm{E} \quad 4$ cycles

## Operation:

Flag3 is true if n 1 is greater than n 2 .

## Implementation:

```
opcode: >
0: SOURCE=DS INC[DP] ALU=A-B ;;
1: JMP=01V ;
2: JMP=10S ;;
3: JMP=11S ;
```



## $>$ R

## Transfer Dstack to Rstack

$$
(n 1 \rightarrow)
$$

$$
\text { RS }(\rightarrow \mathrm{ni})
$$

## Encoding:

$$
0 \times 1 \mathrm{~F} \quad 2 \text { cycles }
$$

## Operation:

Pop n1 from the data stack, placing it on the return stack. This opcode also accomplishes the <for> function for use with the <next> looping opcode in the "FOR ... NEXT" construct.

## Notes:

Do not combine this opcode with a CALL or EXIT instruction.

Do not execute this opcode as the opcode immediately preceding a subroutine return instruction (will be corrected on later versions of the chip). Workaround: form a 2OPS instruction with $>\mathrm{R}$ as the first opcode and NOP_QUICK as the second opcode, then place the subroutine return as the following instruction.

Implementation:
opcode: >R
0: DS-FROM-DHI SOURCE=DS ALU=B ; ;
1: SOURCE=DS INC[DP]
DEC[RP] DEST=RS DECODE; ;

## ?branch

$$
\begin{aligned}
& \text { Jump If Zero } \\
& (\text { flag1 } \rightarrow \text { ) }
\end{aligned}
$$

Encoding:

$$
0 \times 20 \quad 4 \text { cycles }
$$

## Operation:

Perform a branch if flag1 is zero. ?BRANCH must be compiled as the opcode in a CALL instruction that has the branch target as its next address field.

```
Implementation:
opcode: ?branch
0: SOURCE=RETURN-SAVE
    ADDR=BUS+O(CYCLE) ;;
1: INC[RP] JMP=01Z ;;
( Non-zero flag, fall through )
2: LATCH-INSTRUCTION JMP=111 ;;
7: SOURCE=DS INC[DP] ALU=B DECODE ;;
( zero flag, take the branch )
3: ;;
4: SOURCE=DS INC[DP] ALU=B DECODE ;;
```


## ?DNEGATE

## Double Precision Conditional Negate <br> ( d1 n2 $\rightarrow$ d3 )

## Encoding:

$$
0 x A 3 \quad 5 \text { cycles }
$$

Operation:
If n 2 is non-negative, return $\mathrm{d} 3=\mathrm{d} 1$. If n 2 is negative, return d3 as the two's complement of d 1 .

## Implementation:

opcode: ?DNEGATE
0: SOURCE=DS INC[DP]
DHI[1] $A L U=$ not $B \quad J M P=01 \mathrm{~s}$; ;
( Negative )
3: SOURCE=DS $A L U=$ notB ;
4: $A L U=A+1$; ;
5: DHI[0] DS-FROM-DHI
SOURCE=DHI[1] $A L U=B \quad J M P=11 C ;$;
6: $A L U=A \quad D E C O D E$;
7 : $\operatorname{ALU}=\mathrm{A}+1 \quad \mathrm{DECODE}$; ;
( Non-Negative )
2: SOURCE=DHI[1] $A L U=$ notB
INC[MPC] JMP=101 ; ;
next opcode
( Nop padding for consistent timing )
5: ; ;
6: ; ;
7: DECODE ; ;

## ?DUP

## Conditional Push

$$
\begin{aligned}
(n 1 & \rightarrow n 1 n 1 \\
\ldots & \rightarrow n 1)
\end{aligned}
$$

Encoding:

$$
0 \times 7 \mathrm{C} \quad 2 \text { cycles }
$$

## Operation:

Push a second copy of $n 1$ onto the stack if it is non-zero, else leave it alone.

## Implementation:

## opcode: 3DUP

0 : JMP=01Z ; ;
( Push )
2: DEC[DP] DS-FROM-DHI DECODE ; ;
( Don't Push )
3: DECODE ;

## ?EXIT

## Conditional Exit <br> (flag1 $\rightarrow$ )

Encoding:

$$
0 \mathrm{xE} 0 \quad 4 \text { cycles }
$$

Operation:
Perform a subroutine exit if flag1 is non-zero.

## Notes:

This opcode should only be used as a JNEXT opcode or as the second opcode of a 2OPS instruction.

Do not use this as the very first opcode of a subroutine, or improper operation will result (a 5 -clock version could be written that does not have this limitation).

## Implementation:

```
opcode: ?EXIT
0: SOURCE=RS ADDR=BUS+0(CYCLE) ;;
1: JMP=01Z ;;
( don't exit )
2: JMP=100 ;;
( exit )
3: LATCH-INSTRUCTION INC[RP] JMP=100 ;;
4: SOURCE=DS INC[DP] ALU=B DECODE ;;
```


## ?NEGATE

## Conditional Negation <br> $$
(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 3)
$$

## Encoding:

$$
0 \times 97 \quad 2 \text { cycles }
$$

## Operation:

If n 2 is less than zero, perform a two's complement negation on integer n1, returning integer n3. Otherwise, return n1 as n3.

```
Implementation:
opcode: +-
0: SOURCE=DS INC[DP] DHI[1]
    ALU=notB JMP=01S ;;
( non-negative )
2: DHI[1] ALU=notA DEST=DHI[0] DECODE ;;
( negative )
3: DHI[1] ALU=A+1 DEST=DHI[0] DECODE ;;
```



$$
\begin{gathered}
\text { Load } \\
(\rightarrow \mathrm{n} 2) \text { Immediate }
\end{gathered}
$$

## Encoding:

| $0 \times 21$ | 4 cycles |
| :--- | :--- |
| $0 \times B 2 /$ lit | 4 cycles |

## Operation:

Fetches the 32 -bit value at addr1, returning n2. In the immediate variant, the address addr1 is supplied by the literal field. Note that in this case the address is a byte-addressed literal, not the address field found in a CALL instruction.

```
Implementation:
opcode: @
0: SOURCE=DHI ADDR=BUS+0(CYCLE) ;;
1: ;;
2: ;;
3: SOURCE=RD ALU=B DECODE ;;
opcode: LIT e
0: SOURCE=LIT ADDR=BUS+0(CYCLE) ;;
1: SOURCE=DHI DEC[DP] DEST=DS ;;
2: ;;
3: SOURCE=RD ALU=B DECODE ;;
```

@_!

## Store Indirect <br> $$
(\mathrm{n} 1 \text { addr2 } \rightarrow \text { ) }
$$

Encoding:
0x9B $\quad 7$ cycles

## Operation:

Performs an indirect store of n1 through addr2. In other words, the value n 1 is stored at the address contained in the memory word addressed by addr2.

## Implementation:

opcode: ©_!
0 : SOURCE=DHI ADDR=BUS+0(CYCLE) ;
1: ; ;
2: ; ;
3: SOURCE=RD ADDR=BUS+0 (CYCLE) ; ;
4: SOURCE=DS INC[DP] DEST=RAM-! i;
5: ; ;
6: SOURCE=DS INC[DP] ALU=B DECODE ; ;

## @_+

## Fetch Then Add

( n 1 addr2 $\rightarrow \mathrm{n} 3$ )

## Encoding:

$$
0 x 9 \mathrm{C} \quad 4 \text { cycles }
$$

## Operation:

Add the value contained in memory location addr2 to n 1 , giving result n3.

## Implementation:

## opcode: $0+$

0: SOURCE=DHI ADDR=BUS+0(CYCLE)
1: ; ;
2: SOURCE=DS INC[DP] $A L U=B \quad ; i$
3: SOURCE=RD ALU=A+B DECODE ; ;


## Load Indirect <br> $$
\text { ( addr1 } \rightarrow \mathrm{n} 2 \text { ) }
$$

Encoding:

$$
\text { 0x9A } \quad 7 \text { cycles }
$$

## Operation:

Performs an indirect fetch through addr1. In other words, the value $n 2$ is fetched from the address contained in the memory word addressed by addr1.

## Implementation:

## opcode: @ €

0 : SOURCE=DHI ADDR=BUS+0(CYCLE) ;
1: ; ;
2: ; ;
3: SOURCE=RD ADDR=BUS+0(CYCLE) ; ;
4: ;
5: ; ;
6 : SOURCE=RD ALU=B DECODE ; ;

## @ INC

Incrementing Fetch ( addr1 $\rightarrow$ addr2 n3) Immediate

## Encoding:

$$
0 x E E / \text { lit } \quad 4 \text { cycles }
$$

## Operation:

Perform a fetch operation from addr1, returning the value n3. Also, add the compiled literal value to addr1 after the fetch is performed to return addr2.

## Implementation:

```
opcode: & INC
0: SOURCE=DHI ADDR=BUS+0(CYCLE) ;;
1: SOURCE=LIT ALU=A+B ;;
2: SOURCE=DHI DEC[DP] DEST=DS ; ;
3: SOURCE=RD ALU=B DECODE ;:
```


## @_LIT+

## Fetch Then Add Immediate <br> ( addr2 $\rightarrow$ n2 ) Immediate

## Encoding:

```
0x9D / lit 4 cycles
```


## Operation:

Add the value contained in memory at the address given by the compiled instruction literal field to n 1 , giving result n2.

```
```

Implementation:

```
```

Implementation:
opcode: @_LIT+
opcode: @_LIT+
0: SOURCE=DHI ADDR=BUS+O(CYCLE) ;;
0: SOURCE=DHI ADDR=BUS+O(CYCLE) ;;
: ; ;
: ; ;
: SOURCE=LIT ALU=B ;;
: SOURCE=LIT ALU=B ;;
3: SOURCE=RD ALU=A+B DECODE ;

```
```

3: SOURCE=RD ALU=A+B DECODE ;

```
``` \\ \[
\begin{aligned}
& \text { Absolute Value } \\
& \quad(\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\end{aligned}
\] \\ \section*{Absolute Value} \\ \section*{Absolute Value}

Encoding:
\[
0 x 7 D \quad 2 \text { cycles }
\]

Operation:
Take the absolute value of n 1 , returning n 2 . n 2 equals n 1 if n 1 is greater than or equal to 0 . n 2 is the two's complement of n 1 if n 1 is less than zero.

\section*{Implementation:}
```

opcode: ABS
0: ALU=notA JMP=01S ;;
( Non-negative, restore to original )
2: ALU=notA DECODE ;;
( Two's complement )
3: ALU=A+1 DECODE ;;
ALU=A+1 DECODE

```

\section*{ABS}

\section*{ADC}

\section*{Add With Carry}
( n1 n2 cflagin \(\rightarrow\) n3 cflagout )
Encoding:
\[
0 x 9 \mathrm{E} \quad 4 \text { cycles }
\]

\section*{Operation:}

Perform an add with carry. cflagin is a truth flag that represents the carry into the addition, and cflagout is a truth flag that represents the carry out of the addition, with a true value indicating carry set. n3 is the sum of n1 and n 2 plus a 0 or 1 (depending on cflagin). cflagout is the carry out of the addition. This is a useful primitive for synthesizing extended precision arithmetic.

\section*{Implementation:}
```

opcode: ADC
0: SOURCE=DS INC[DP] ALU=B JMP=01Z ;;
( cin <>0 )
2: SOURCE=DS ALU=A+B+1 JMP=100 ;;
( cin = 0 )
3: SOURCE=DS ALU=A+B JMP=100 ;;
4: SOURCE=DHI DEST=DS JMP=11C ; ;
( cout = 0 )
6: ALU=0 DECODE ; ;
( cout <>0 )
7: ALU=-1 DECODE ; ;

```

\section*{AND}
\[
\begin{gathered}
\text { Bitwise AND } \\
(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 3) \\
(\mathrm{n} 1 \rightarrow \mathrm{n} 3) \text { Immediate }
\end{gathered}
\]

Encoding:
\begin{tabular}{ll}
\(0 \times 22\) & 2 cycles \\
\(0 \times 23\) & 1 cycles (2OPS format) \\
\(0 \times A D /\) lit & 2 cycles \\
\(0 \times A E /\) lit & 1 cycle (2OPS format)
\end{tabular}

\section*{Operation:}

Perform a bitwise logical AND of n 1 and n 2 , returning \(n 3\). In the immediate variant, the value n 2 is supplied by the literal field. Note that since the literal field is signed, the highest bits of the literal value may be either 0 (to mask n1 bits), or 1 (to allow n1 bits to propagate to n 2 ).

\section*{Implementation:}
```

opcode: AND
0: SOURCE=DS INC[DP] ALU=AandB ;;
1: DECODE ;;
opcode: AND QUICK
0: SOURCE=DS INC[DP] ALU=AandB
DECODE ;;
opcode: LIT AND
0: SOURCE=LIT ALU=AandB ;;
1: DECODE ;;

```
opcode: LIT AND QUICK
0 : SOURCE=LIT \(\bar{A} L U=A a n d B\) DECODE ; ;

\section*{AND!}

\section*{And To Memory \\ ( n 1 addr2 \(\rightarrow\) )}

Encoding:
0x9F \(\quad 7\) cycles

\section*{Operation:}

Perform an atomic bitwise logical AND of n 1 with the word at memory addr2, returning the result to addr2 (similar to + !, but with an AND operation instead of a + operation).

\section*{Implementation:}

\section*{opcode: AND!}
\(0:\) SOURCE=DHI ADDR=BUS+0 (CYCLE) i;
1: RAM-RMW ; ;
2: SOURCE=DS INC[DP] ALU=B ; ;
3: SOURCE=RD ALU=AandB CYCLE-RAM ; ;
4: SOURCE=DHI DEST=RAM-! ;
5: ; ;
6: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{ASIC!}

> I/O Output
> \((\mathrm{n} 1\) portaddr2 \(\rightarrow\) )
> \((\mathrm{n} 1 \rightarrow)\) Immediate

Encoding:
\begin{tabular}{ll}
\(0 \times 58\) & 4 cycles \\
\(0 \times 59 /\) lit & 4 cycles
\end{tabular}

\section*{Operation:}

Write value n 1 to output device using address portaddr2. In the immediate variant, the port address portaddr2 is provided by the literal field.

\section*{Implementation:}
opcode: ASIC!

```

opcode: LIT_ASIC!
0: SOURCE=LIT ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DHI DEST=ASIC-! ;
2: ;;
3: SOURCE=DS INC[DP] ALU=B DECODE ; ;

```

\section*{ASIC@}
\[
\begin{gathered}
\text { I/O Input } \\
(\text { portaddr1 } \rightarrow \mathrm{n} 2) \\
(\rightarrow \mathrm{n} 2) \text { Immediate }
\end{gathered}
\]

\section*{Encoding:}
\begin{tabular}{ll}
\(0 \times 5 \mathrm{~A}\) & 4 cycles \\
\(0 \times 5 \mathrm{~B} /\) lit & 4 cycles
\end{tabular}

\section*{Operation:}

Read value n 2 from input device using address portaddr1. In the immediate variant, protaddr 1 is supplied by the literal field.

\section*{Implementation:}
```

opcode: ASICE
0: SOURCE=DHI ADDR=BUS+0 (CYCLE) ;;
1: ASIC-@ ; ;
2: ; ;
3: SOURCE=RD ALU=B DECODE ; ;
opcode: LIT_ASICE
0: SOURCE=L\overline{IT ADDR=BUS+0 (CYCLE ) ; ;}
1: ASIC-@ ; ;
2: SOURCE=DHI DEC[DP] DEST=DS ; ;
3: SOURCE=RD ALU=B DECODE ;;

```

\section*{ASR}

\section*{Arithmetic Shift Right \\ \[
(\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\]}
Encoding: \(0 \times 2\) cycles

\section*{Operation:}

Perform an arithmetic shift right of n 1 by one bit, giving n 2 .

\section*{Notes:}

This is equivalent to division by two for nonnegative integers, and equivalent to floored division by two for all integers.

\section*{Implementation:}
```

opcode: ASR
0: JMP=01s ; ;
( non-negative: shift in a 0 )
2: ALU=A CIN=0 SR[ALU] DECODE ;
( negative: shift in a 1 )
3: ALU=A CIN=1 SR[ALU] DECODE ;

```

\section*{B@}

\section*{Load Signed Byte \\ ( addr1 \(\rightarrow\) b2 )}

Encoding:
\[
0 x 28 \quad 4 \text { cycles }
\]

\section*{Operation:}

Fetch byte value \(b 1\) from address addr2. The value b2 is sign extended to form a 32 -bit signed integer.

\section*{Implementation:}

\section*{opcode: B®}

0 : SOURCE=DHI ADDR=BUS+0 (CYCLE) ; ;
1: RAM-C@ ;
2: ; ;
3: SOURCE=RD-SIGNED ALU=B DECODE ; ;

\section*{BIT-CLEAR}

\section*{Bit Clear}
( \(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 3\) )

\section*{Encoding:}
\[
0 \mathrm{xC} 3 \quad 2 \text { cycles }
\]

Operation:
Every bit set in n2 is cleared in value n1, giving result n3. This is a bit clear operation that uses n 2 as an enabling mask for clearing bits in n 1 .

\section*{Implementation:}
opcode: BIT-CLEAR
0 : ALU=notA ; ;
1: SOURCE=DS INC[DP]
\(A L U=A\) andB DECODE ; ;

\section*{branch}

\section*{Unconditional Branch}


Encoding:
\[
0 \times 25 / \text { call } \quad 2 \text { cycles }
\]

Operation:
Perform an unconditional branch. The BRANCH opcode is compiled with a CALL instruction having an address field pointing to the branch target.

\section*{Notes:}

Do not execute this opcode as the opcode immediately preceding a subroutine return instruction (will be corrected on later versions of the chip).

\section*{Implementation:}
opcode: branch
0: ; ;
1: INC[RP] DECODE ; ;

\section*{C!}

\section*{Store Character \\ ( c1 addr2 \(\rightarrow\) )}
Encoding: \(0 \times 26 \quad 4\) cycles

\section*{Operation:}

Store character value c1 at address addr2. The lowest 8 bits of value \(c 1\) are stored.

\section*{Implementation:}
opcode: C!
0: SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
1: SOURCE=DS INC[DP] DEST=RAM-C! ; ;
2: ; ;
3: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{C!_INC}

\section*{Incrementing Store Character ( \(\mathbf{c 1}\) addr2 \(\rightarrow\) addr3) Immediate}

Encoding:
```

0xF1/lit }4\mathrm{ cycles

```

Operation:
Store value c 1 at location addr2, then add the compiled instruction literal field to addr2, leaving addr3.

\section*{Implementation:}
```

opcode: C!_INC
0: SOURCE=DHI
ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DS INC[DP] DEST=RAM-C! ;
2: ;i
3: SOURCE=LIT ALU=A+B DECODE ;;

```

\section*{C+!}

\section*{Indirect Increment Byte}
\[
\text { (b1 addr2 } \rightarrow \text { ) }
\]
```

Encoding:
0xA1 7 cycles

```

\section*{Operation:}

Perform an 8-bit addition of b1 to the byte at memory addr2, returning the result to addr2 (similar to \(+!\), but with an 8 -bit operation).
```

Implementation:
opcode: C+!
0: SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
1: RAM-C@ ;
2: SOURCE=DS INC[DP] ALU=B ;;
3: SOURCE=RD ALU=A+B CYCLE-RAM ;;
4: SOURCE=DHI DEST=RAM-C! ;
5: SOURCE=DS INC[DP] ALU=B ;;
6: DECODE ;;

```

\section*{Load Character}
( addr1 \(\rightarrow\) c2 )
Encoding:
\(0 \times 27 \quad 4\) cycles
Operation:
Fetch character value \(\mathbf{c} 2\) from address addr1. The value \(\mathbf{c} 2\) is placed in the lowest 8 bits of the stack word and padded with leading zeros.
```

Implementation:
opcode: ce
0: SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
1: RAM-C@ ;;
2: ;;
3: SOURCE=RD ALU=B DECODE ;;

```

\section*{C@_INC}

\section*{Incrementing Fetch Character ( addr1 \(\rightarrow\) addr2 c3) Immediate}
```

Encoding:
0xEF / lit 4 cycles

```
Operation:

Perform a character fetch operation from addr1, returning the value n3. Also, add the compiled literal value to addr1 after the fetch is performed to return addr2.

\section*{Implementation:}
```

opcode: C@ INC
0: SOURCE=DHI ADDR=BUS+0(CYCLE)
1: SOURCE=LIT ALU=A+B RAM-C@ ; ;
2: SOURCE=DHI DEC[DP] DEST=DS ; ;
3: SOURCE=RD ALU=B DECODE ; ;

```

\section*{CMOVE}

\section*{Move Bytes \\ ( src1 dest2 cnt3 \(\rightarrow\) )}

Encoding:
\[
0 \times 8 \mathrm{~A} \quad 4+4^{*} \mathrm{cnt} 3 \text { cycles }
\]

\section*{Operation:}

Move a block of ent3 bytes of data starting at address src1 to a block of memory starting at address dest2.

\section*{Notes:}

A cnt3 value of 0 will attempt to move 4G bytes.

CMOVE destroys the value of registers SBASE and DBASE.

This is a non-interruptible instruction. The commercial chip will have an interruptible version of this opcode.

\section*{Implementation:}
```

opcode: CMOVE

```
opcode: CMOVE
0:- SOURCE=DS INC[DP] DEST=DBASE ; ;
0:- SOURCE=DS INC[DP] DEST=DBASE ; ;
1: SOURCE=DS INC[DP] DEST=SBASE
1: SOURCE=DS INC[DP] DEST=SBASE
    DHI[1] ALU=0 ( offset ) ;;
    DHI[1] ALU=0 ( offset ) ;;
( Byte move loop )
( Byte move loop )
2: SOURCE=DHI[1] ADDR=BUS+SBASE(CYCLE)
2: SOURCE=DHI[1] ADDR=BUS+SBASE(CYCLE)
    JMP=101 ; ;
    JMP=101 ; ;
5: RAM-C@ ;;
```

5: RAM-C@ ;;

```
```

( Bump \& Test count)
6: SOURCE=DHI[1] ADDR=BUS+DBASE(CYCLE)
DHI[0] ALU=A-1 ; ;
7: SOURCE=RD DEST=RAM-C!
DHI[1] ALU=A+1 JMP=01Z ;
( End loop)
3: ; ; ( wait for RAM cycle to complete)
4: SOURCE=DS INC[DP] ALU=B DECODE ;

```

\section*{CONFIG!}

Set Configuration Register
```

(n1 }->\mathrm{ )

```

\section*{Encoding:}
\[
0 \times 6 \mathrm{~A} \quad 2 \text { cycles }
\]

Operation:
Store n1 into the on-chip configuration register, setting stack over/underflow interrupt bits and the interrupt mask.
*** picture of config reg could go here ***

\section*{Notes:}

This implementation should have a nop microinstruction in it to allow the config register to properly mask/unmask interrupts before executing the DECODE.

\section*{Implementation:}
opcode: CONFIG!
0: SOURCE=DHI DEST=CONFIG ; ;
1: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{CONFIG@}

\section*{Get Configuration Register}
\[
(\rightarrow n 1)
\]

Encoding:
\[
0 x 69 \quad 2 \text { cycles }
\]

\section*{Operation:}

Fetch n from the on-chip configuration register, reading stack over/underflow interrupt bits and the interrupt mask.
*** picture of config reg could go here ***

\section*{Implementation:}
opcode: CONFIGE
\(0:\) DEC[DP] DS-FROM-DHI
SOURCE=CONFIG ALU=B ; ;
1: DECODE ; ;

\section*{COUNT}

\section*{Load Count \\ ( addr1 \(\rightarrow\) addr2 un3 )}

Encoding:
\(0 x 8 \mathrm{E} \quad 4\) cycles
Operation:
Fetch the unsigned byte count value at addr1, returning the start of a string address addr2 (equal to addr1 plus 1 ) and the count (the unsigned byte at addr1). This primitive is used in conjuntion with Forth counted strings.

\section*{Implementation:}
opcode: COUNT
0 : SOURCE=DHI
ADDR=BUS+0 (CYCLE) ALU=A+1; ;
1: RAM-C® ; ;
2: ; ;
3: DEC[DP] DS-FROM-DHI
SOURCE=RD ALU=B DECODE ; ;

\section*{C_OR!}

\section*{Or Character To Memory \\ \[
\text { ( c1 addr2 } \rightarrow \text { ) }
\]}
```

Encoding:
0xA2 7 cycles

```

\section*{Operation:}

Perform an 8-bit bitwise logical OR of c 1 to the byte at memory addr2, returning the result to addr2 (similar to \(\mathrm{C}+\) !, but with an OR operation instead of an addition).

\section*{Implementation:}
```

opcode: C OR!
: SOURCE=DHI ADDR=BUS+0 (CYCLE) ; ;
: RAM-C@ ; ;
2: SOURCE=DS INC[DP] ALU=B ; ;
3: SOURCE=RD ALU=AORB CYCLE-RAM ; ;
4: SOURCE=DHI DEST=RAM-C! ; ;
5: SOURCE=DS INC[DP] ALU=B ; ;
6: DECODE ; ;

```

\section*{D!}

Double Precision Store ( d1 addr2 \(\rightarrow\) )

Encoding:
\(0 \times 29 \quad 7\) cycles

Operation:
Store 64-bit value d1 at address addr2, placing the lower order word at address addr \(2+0\), and the higher order word at address addr \(2+4\).

\section*{Implementation:}
opcode: D!
0: SOURCE=DHI ADDR=BUS+0 (CYCLE)
INC[DP] ; ;
: SOURCE=DS DEST=RAM- ! ;
2: SOURCE=4 \(A L U=A+B\); ;
3: SOURCE=DHI ADDR=BUS+0(CYCLE)
DEC[DP] ; ;
4: SOURCE=DS DEST=RAM-1 INC[DP] ;
5: INC[DP] ; ;
6: SOURCE=DS \(A L U=B \quad\) INC[DP]
DECODE ; ;


\section*{Double Precision Add}
\[
(\mathrm{d} 1 \mathrm{~d} 2 \rightarrow \mathrm{~d} 3)
\]

\section*{Encoding:}
\[
0 \times 2 \mathrm{~A} \quad 5 \text { cycles }
\]

Add 64-bit values d1 and d2, resulting in d3.
```

0: SOURCE=DS INC[DP] ALU=B DEST=DHI[1] ;;
SOURCE=DS INC[DP] DEST=DLO ;
2: SOURCE=DS DHI[1] ALU=A+B ;;
( Carry false )
4: SOURCE=DLO ALU=A+B DECODE ;
5: SOURCE=DLO ALU=A+B+1
DECODE ;;

```

\section*{D-}

\section*{Double Precision Subtract \((\mathrm{d} 1 \mathrm{~d} 2 \rightarrow \mathrm{~d} 3\) )}

\section*{Encoding:}
\(0 x 86 \quad 5\) cycles

\section*{Operation:}

Subtract 64-bit value d2 from d1, giving d3.

\section*{Implementation:}
opcode: D-
0: SOURCE=DS INC[DP] DHI[1] ALU=notB ; ;
1: SOURCE=DS INC[DP]
\(A L U=\) nota \(D E S T=D L O\);
2: SOURCE=DS DHI[1] ALU=A+B+1 ; ;
3: SOURCE=DHI[1] DEST=DS JMP=10C ; ;
( Carry false )
4: SOURCE=DLO ALU=A+B DECODE ;
( carry true )
5: SOURCE=DLO \(A L U=A+B+1\) DECODE ;

\section*{\(D=\)}

\section*{Test for Double Precision Equal}
\[
\text { ( d1 d2 } \rightarrow \text { flag ) }
\]

\section*{Encoding: \\ \[
0 x A 5 \quad 5 \text { cycles }
\]}

\section*{Operation:}

Compare d1 to d2, returning a true flag if they are equal.

\section*{Implementation:}
opcode: \(D=\)
\(0:\) SOURCE=DS INC[DP] DHI[1] ALU=B ; ;
1: SOURCE=DS INC[DP] DHI[0] ALU=A-B ; ;
2: SOURCE=DS INC[DP]
DHI[1] \(\mathrm{ALU}=\mathrm{A}-\mathrm{B} \quad \mathrm{JMP}=10 \mathrm{Z}\); ;

4: \(A L U=0\) JMP=110 ; (low words not equal)
5: JMP=11Z ; ( low words equal )

6: \(A L U=0\) DECODE ; ; ( not equal
7 : \(A L U=-1\) DECODE ; ( both words equal )

\section*{D \(>\) R}

\section*{Double Precision Transfer Dstack To} Rstack
\[
\begin{gathered}
(\mathrm{n} 1 \mathrm{n} 2 \rightarrow) \\
\mathrm{RS}(\rightarrow \mathrm{n} 2 \mathrm{n} 1)
\end{gathered}
\]

Encoding:
\[
\text { 0x2B } \quad 3 \text { cycles }
\]

\section*{Operation:}

Transfer the pair n1 and n2 from the data stack to the return stack. Note that the order of n 1 and n 2 on the stack are reversed. \(\mathrm{D}>\mathrm{R}\) is identical in operation to execution of the pair " \(>R>R\) ". However, as long as \(D R>\) is used to transfer the results back, \(D>R\) may be thought of as a word that transfers a double precision number to the return stack as well.

Notes:
Do not combine this opcode with a CALL or EXIT instruction.

Do not execute this opcode as the opcode immediately preceding a subroutine return instruction (will be corrected on later versions of the chip). Workaround: form a 2OPS instruction with \(\mathrm{D}>\mathrm{R}\) as the first opcode and NOP_FAST as the second opcode, then place the subroutine return as the following instruction.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Implementation:} \\
\hline opcode: D>R & & & \\
\hline 0: SOURCE=DHI & DEC[RP] & DEST=RS & ; \\
\hline 1: SOURCE=DS INC[DP] & DEC[RP] & DEST=RS & ; \\
\hline 2: SOURCE=DS INC[DP] & \(\mathrm{ALU}=\mathrm{B}\) & DECODE & \\
\hline
\end{tabular}

\section*{Implementation:}
de: \(D>R\)
DEC[RP] DEST=RS ;

2: SOURCE=DS INC[DP] ALU=B DECODE ;

\section*{D@}

\section*{Double Precision Load}
\[
\text { ( addr1 } \rightarrow \text { d2 } \text { ) }
\]

\section*{Encoding:}
\[
0 \times 2 \mathrm{C} \quad 6 \text { cycles }
\]

\section*{Operation:}

Fetch 64-bit value d1 from address addr1, reading the low order word from address addr \(1+0\), and the high order word from address addr1+4.

\section*{Implementation:}
opcode: D@
0 : SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
1: SOURCE=4 ALU=A+B ; ;
2: SOURCE=DHI ADDR=BUS+0 (CYCLE) ; ;
3: SOURCE=RD DEC[DP] DEST=DS ; ;
4: ; ;
5: SOURCE=RD ALU=B DECODE ;

\section*{DASR}

\section*{Double Precision Arithmetic Shift Right \\ \[
(d 1 \rightarrow d 2)
\]}
Encoding: 0x2D 3 cycles

Operation:
Perform a 64-bit arithmetic shift right of d1, giving d2.

Implementation:
opcode: DASR
0 : SOURCE=DS DEST=DLO JMP=01S ; ;
( non-negative: shift in a 0 )
2: ALU=A CIN=0 SR[ALU] SR[DLO] JMP=100 ; ;
( negative: shift in a 1 )
3: ALU=A CIN=1 SR[ALU] SR[DLO] ; ;
4: SOURCE=DLO DEST=DS
DECODE ; ;

\section*{DBASE!}

\section*{Set DBASE Register \\ ( \(\mathrm{n} 1 \rightarrow\) )}

Encoding:
\[
0 x 5 \mathrm{C} \quad 2 \text { cycles }
\]

\section*{Operation:}

Store value n1 in register DBASE.

\section*{Implementation:}
opcode: DBASE!
0: SOURCE=DHI DEST=DBASE ; ;
1: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{DBASE + !}

\section*{Add To DBASE}
( \(\mathrm{n} 1 \rightarrow\) )

\section*{Encoding: \\ 0xEB 3 cycles}

\section*{Operation:}

Add the value n 1 to the contents of DBASE, and place the sum back in the DBASE register.

\section*{Implementation:}
opcode: DBASE+!
0: SOURCE=DBASE ALU=A+B ; ;
1: SOURCE=DHI DEST=DBASE ; ;
2: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{DBASE+_!}

\section*{Store Indexed With DBASE ( n 1 offset2 \(\rightarrow\) )}

\section*{Encoding:}
\[
0 x D 8 \quad 4 \text { cycles }
\]

Operation:
Store value n 1 at address computed by adding offset2 to the value of DBASE.

\section*{Implementation:}
```

opcode: DBASE+ !
0: SOURCE=DHI -ADDR=BUS+DBASE (CYCLE) ;;
1: SOURCE=DS INC[DP] DEST=RAM-! ;;
2: ;;
3: SOURCE=DS INC[DP]. ALU=B DECODE ;;

```

\section*{DBASE + _@ \\ Load Indexed With DBASE \\ \[
\text { ( offset1 } \rightarrow \text { n2 ) }
\]}

\section*{Encoding: \\ 0xD7 4 cycles}

Operation:
Fetch value n 2 from address computed by adding offset1 to the value of DBASE.
```

Implementation:

```
Implementation:
opcode: DBASE+_@
opcode: DBASE+_@
0: SOURCE=DHI ADDR=BUS+DBASE(CYCLE) ;;
0: SOURCE=DHI ADDR=BUS+DBASE(CYCLE) ;;
1: ;;
1: ;;
2: ;;
2: ;;
3: SOURCE=RD ALU=B DECODE ; ;
```

3: SOURCE=RD ALU=B DECODE ; ;

```

\section*{DBASE@}

\section*{Get From DBASE}
\[
(\rightarrow \mathrm{n} 1)
\]

Encoding:
\[
0 \times 5 \mathrm{D} \quad 2 \text { cycles }
\]

Operation:
Fetch the value n 1 from register DBASE.
Implementation:
opcode: DBASE@
0: DEC[DP] DS-FROM-DHI SOURCE=DBASE ALU=B ; ;
1: DECODE ;

\section*{DDROP}

\section*{Double Precision Drop ( \(\mathrm{d} 1 \rightarrow\) )}

\section*{Encoding:}

Operation:
Drop d1 from the data stack.
Implementation:
opcode: DDROP
0 : INC[DP] ; ;
1: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{DDUP}

\section*{Double Precision Duplicate}
\[
(d 1 \rightarrow d 1 d 1)
\]

Encoding:
\[
0 x 76 \quad 2 \text { cycles }
\]

Operation:
Duplicate d 1 on the data stack.

\section*{Implementation:}
opcode: DDUP
0: SOURCE=DS ALU=B DEC[DP] DS-FROM-DHI ;
1: SOURCE=DS ALU=B DEC[DP] DS-FROM-DHI DECODE ; ;

\section*{DISABLE}

\section*{Disable Interrupts}
\[
(\rightarrow)
\]

\section*{Encoding:}
\[
0 \times 6 \mathrm{C} \quad 3 \text { cycles }
\]

Operation:
Disable maskable interrupts by setting the mask flag in CONFIG register.

\section*{Notes:}

This implementation may allow an interrupt to be accepted just after the opcode executes. Future chip versions may include a NOP in the microcode to change this behavior.

\section*{Implementation:}
opcode: DISABLE
0: DHI[1] SOURCE=CONFIG
\(\mathrm{ALU}=\mathrm{B} \quad \mathrm{SR}[\mathrm{ALU}] ;\);
1: DHI[1] \(A L U=A+A+1\);
( Sets lowest bit )
2: SOURCE=DHI[1] DEST=CONFIG DECODE ; ;

\section*{DLSL}

\section*{Double Precision Logical Shift Left}

\section*{Encoding:}
```

0x7E
3 cycles

```

\section*{Operation:}

Shift d1 left one bit, shifting in a zero bit, resulting in d 2 (same as multiplication by 2 ).

\section*{Implementation:}
opcode: DLSL
0: SOURCE=DS DEST=DLO ;
1: SL[ALU] SL[DLO] CIN=0; ;
2: SOURCE=DLO DEST=DS DECODE ; ;

\section*{DLSR}

\section*{Double Precision Logical Shift Right ( d1 \(\rightarrow\) d2 )}

Encoding:
\[
\text { 0xA6 } \quad 3 \text { cycles }
\]

Operation:
Logical shift d1 right 1 bit, shifting a 0 into the highest bit, resulting in d 2 .

\section*{Implementation:}
opcode: DLSR
0: SOURCE=DS DEST=DLO ; ;
1: CIN=0 SR[ALU] SR[DLO] ;
2: SOURCE=DLO DEST=DS DECODE ; ;

\section*{DNEGATE}

\section*{Double Precision Negate}
```

                (d1 }->\textrm{d}2
    ```

Encoding:

\section*{\(0 x 85 \quad 4\) cycles}

Operation:
Take the two's complement of d1, giving d2.

\section*{Implementation:}
opcode: DNEGATE
0 : SOURCE=DS DHI[1] ALU=notB ;
1: DHI[1] ALU=A+1 ; ;
2: SOURCE=DHI[1] DEST=DS
\(A L U=\) not \(A \quad J M P=10 C\);

4: \(\mathrm{ALU}=\mathrm{A} \quad \mathrm{DECODE}\); ;
5: ALU=A+1 DECODE ; ;

\section*{docon}

\section*{Constant Value}
\[
\begin{gathered}
(\rightarrow \mathrm{n} 1) \\
\mathrm{RS}(\text { addr2 } \rightarrow)
\end{gathered}
\]

Encoding:
0x2E \(\quad 4\) cycles
Operation:
Fetch the in-line 32 -bit value n 1 and perform a subroutine return to address addr2

\section*{Notes:}

MUST be compiled as an EXIT instruction for proper operation.

\section*{Implementation:}
opcode: docon
0 : SOURCE=RETURN-SAVE
ADDR=BUS+0 (CYCLE) ; ;
1: ; ;
2: ; ;
3: DEC[DP] DS-FROM-DHI
\(S O U R C E=R D \quad A L U=B \quad\) DECODE ;

\section*{dovar}

\section*{Variable Address \\ ( \(\rightarrow\) addr1) \\ RS( addr2 \(\rightarrow\) )}

\section*{Encoding:}
\[
0 \times 2 \mathrm{~F} \quad 2 \text { cycles }
\]

Operation:
Return the address of an in-line 32-bit variable as addr1 and perform a subroutine return to addr2 (MUST be compiled as an EXIT instruction for proper operation).

\section*{Implementation:}
opcode: dovar
0: DEC[DP] DS-FROM-DHI
SOURCE=RETURN-SAVE
1: DECODE ; ;

\section*{DOVER}

\section*{Double Precision Get Second Element}
\[
(\mathrm{d} 1 \mathrm{~d} 2 \rightarrow \mathrm{~d} 1 \mathrm{~d} 2 \mathrm{~d} 1)
\]
```

Encoding:
0x7F 6 cycles

```

\section*{Operation:}

Perform a double-precision OVER operation, copying d1 to the top of the stack.

\section*{Implementation:}
```

opcode: DOVER
0: INC[DP] ALU=A DEST=DHI[1] ; ;
1: INC[DP] ;;
2: SOURCE=DS DEC[DP] DEST=DLO ; ;
3: SOURCE=DS DEC[DP] ALU=B ; ;
4: SOURCE=DHI[1] DEC[DP] DEST=DS ; ;
5: SOURCE=DLO
DEC[DP] DEST=DS DECODE ;

```

\section*{DR >}

\section*{Double Precision Rstack To Dstack}
\[
\begin{gathered}
(\rightarrow \mathrm{n} 1 \mathrm{n} 2) \\
\mathrm{RS}(\mathrm{n} 2 \mathrm{n} 1 \rightarrow)
\end{gathered}
\]

Encoding:
\[
0 \times 30 \quad 2 \text { cycles }
\]

Operation:
Transfer the pair n 1 and n 2 from the return stack to the data stack. Note that the order of n 1 and n 2 on the stack are reversed. DR> is identical in operation to execution of the pair " \(R>R>\) ". However, as long as \(D R>\) is used to transfer the results that were previously transferred by a \(D>R\), it may be thought of as a word that transfers a double precision number to the data stack as well.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

Do not execute this opcode as the opcode immediately preceding a subroutine return instruction (will be corrected on later versions of the chip). Workaround: form a 2OPS instruction with DR> as the first opcode and NOP_FAST as the second opcode, then place the subroutine return as the following instruction.
```

Implementation:
opcode: DR>
0: DEC[DP] DS-FROM-DHI
SOURCE=RS INC[RP] ALU=B ;;
1: DEC[DP] DS-FROM-DHI
SOURCE=RS INC[RP] ALU=B DECODE ;;

```

\section*{DROP}
\[
\begin{gathered}
\text { Drop } \\
(\mathrm{n} 1 \rightarrow)
\end{gathered}
\]

\section*{Encoding:}
\begin{tabular}{ll}
\(0 \times 31\) & 2 cycles \\
\(0 \times 32\) & 1 cycle (2OPS format)
\end{tabular}

\section*{Operation:}

Pop the top stack element n1, discarding it.
Implementation:
opcode: DROP
0 : SOURCE=DS INC[DP] ALU=B ; ;
1: DECODE ; ;
opcode: DROP FAST
0 : SOURCE=DS \({ }^{-}\)INC[DP] ALU=B DECODE ; ;

\section*{DROP_LIT}

\section*{Drop Then Push Immediate}
\[
(\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\]

Encoding:
0xA7 / lit 2 cycles
Operation:
Drop n1 from the top stack element, then replace it by pushing on n 2 from the compiled instruction literal field.

\section*{Implementation:}
opcode: DROP_LIT
0 : SOURCE=LIT ALU=B ; ;
1: DECODE ; ;

\section*{DROT}

\section*{Double Precision Rotate \\ ( \(\mathrm{d} 1 \mathrm{~d} 2 \mathrm{~d} 3 \rightarrow \mathrm{~d} 2 \mathrm{~d} 3 \mathrm{~d} 1\) )}

Encoding:
\[
0 \times 81 \quad 9 \text { cycles }
\]

Operation:
Move d1 from the third element on the data stack to the top element.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

Do not execute this opcode as the opcode immediately preceding a subroutine return instruction (will be corrected on later versions of the chip). Workaround: form a 2OPS instruction with DROT as the first opcode and NOP_FAST as the second opcode, then place the subroutine return as the following instruction.

\section*{Implementation:}
```

opcode: DROT
0: SOURCE=DS INC[DP] DEST=DLO ;;
1: SOURCE=DS INC[DP] DEC[RP] DEST=RS ;;
2: SOURCE=DS INC[DP] DHI[1] ALU=B ;;
3: SOURCE=DS INC[DP] DEC[RP] DEST=RS ;;
4: DHI[1] DS-FROM-DHI
SOURCE=DS ALU=B INC[RP] ;;
5: SOURCE=RS DEC[RP] DEC[DP] DEST=DS ;;

```
```

6: SOURCE=DLO DEC[DP] DEST=DS ;;
7: DEC[DP] DHI[0] DS-FROM-DHI
SOURCE=RS INC[RP]
ALU=B INC[MPC] JMP=111 ; ;
next opcode
7: SOURCE=DHI[1] DEC[DP] DEST=DS
INC[RP] DECODE ;;

```

\section*{DS@}

\section*{Load From Data Stack ( addr1 \(\rightarrow \mathrm{n} 2\) )}

Encoding:
\[
0 \mathrm{xC5} \quad 5 \text { cycles }
\]

\section*{Operation:}

Using the Data Stack as a separately addressed memory, fetch the value n 2 from address addr1. The highest bits of addr1 (outside the range of the stack memory space) are ignored. No checking is performed to detect interference with stack operation, and this opcode will generate a stack overflow/underflow interrupt if addr1 is outside the permissible stack operating range.

\section*{Implementation:}
```

opcode: DS@
0: SOURCE=DP DEST=DLO ;;
1: SOURCE=DHI DEST=DP ;;
2: ; ;
3: SOURCE=DLO DEST=DP ;;
( Exploits fact that DSREG maintains value
while waiting for the new DP to access
the DS RAM. )
4: SOURCE=DS ALU=B DECODE ; ;

```

\section*{DSWAP}

\section*{Double Precision Swap}
( \(\mathrm{d} 1 \mathrm{~d} 2 \rightarrow \mathrm{~d} 2 \mathrm{~d} 1\) )
Encoding:
\(0 \times 80 \quad 5\) cycles
Operation:
Exchange the top two double precision stack elements, moving d1 from the second stack position to the top of the stack.

\section*{Implementation:}
```

opcode: DSWAP
0: SOURCE=DS INC[DP] DHI[1] ALU=B ; ;
1: SOURCE=DS INC[DP] DEST=DLO ;
2: DHI[1] DS-FROM-DHI
SOURCE=DS ALU=B ;;
3: DHI[0] DEC[DP] DS-FROM-DHI
SOURCE=DLO ALU=B ;;
4: SOURCE=DHI[1]
DEC[DP] DEST=DS DECODE ; ;

```

\section*{DUP}
\[
\begin{aligned}
& \text { Duplicate } \\
& (n 1 \rightarrow n 1 n 1)
\end{aligned}
\]

\section*{Encoding:}
\begin{tabular}{ll}
\(0 \times 33\) & 2 cycles \\
\(0 \times 34\) & 1 cycle (2OPS format)
\end{tabular}

\section*{Operation:}

Duplicate the top element n 1 on the stack.
```

Implementation:
opcode: DUP
0: SOURCE=DHI DEC[DP] DEST=DS ;;
1: DECODE ;;
opcode: DUP_FAST
0: SOURCE=DHI DEC[DP] DEST=DS
DECODE ;;

```

\section*{DUP \(0<\)}

Test For Less Than Zero (Non-Destructive)
( \(\mathrm{n} 1 \rightarrow \mathrm{n} 1\) flag2)

Encoding:
\[
\text { 0xA8 } \quad 2 \text { cycles }
\]

\section*{Operation:}

Nondestructively test the top stack element n 1 , returning a true flag2 if n 1 is less than zero, else returning a false flag2.

\section*{Implementation:}
```

opcode: DUP_0<
0: SOURCE=D\overline{HI DEC[DP] DEST=DS}
JMP=01S ;;
2: ALU=0 DECODE ;;
3: ALU=-1 DECODE ;;

```

\section*{DUP_@}

\section*{Load (Non-Destructive) ( addr1 \(\rightarrow\) addr1 n2 )}

Encoding:
0xA9 4 cycles
Operation:
Perform a nondestructive load operation, leaving addr1 on the stack unchanged, and fetching value n 2 from memory at addr1.

\section*{Implementation:}
opcode: DUP_e
0 : SOURCE=D \(\bar{H} I \quad\) ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DHI DEC[DP] DEST=DS ; ;
2: ; ;
3: SOURCE=RD \(A L U=B \quad D E C O D E ;\)

\section*{ENABLE}

\section*{Enable Interrupts}
\[
(\rightarrow)
\]

\section*{Encoding:}

0x6B \(\quad 3\) cycles
Operation:
Enable maskable interrupts by clearing the mask flag in CONFIG register.

\section*{Notes:}

This implementation may not allow an interrupt to be accepted just after the opcode executes. Future chip versions may include a NOP in the microcode to change this behavior.

\section*{Implementation:}
opcode: INT_ENABLE
0: DHI[1] SOURCE=CONFIG
\(A L U=B \quad S R[A L U] ; ;\)
1: DHI[1] ALU=A+A ; (lears lowest bit)
2: SOURCE=DHI[1] DEST=CONFIG DECODE ; ;

\section*{EXECUTE}

\section*{Call Data Stack Address}
```

( addr1 }->\mathrm{ )

```

\section*{Encoding:}
\[
0 \times 35 \text { /call } \quad 4 \text { cycles }
\]

\section*{Operation:}

Perform a subroutine call or jump to addr1.

\section*{Notes:}

This opcode must be compiled with a CALL instruction to any address (e.g. address 0) to accomplish a subroutine call. This dummy address will not be called, but rather the addr1 value from the stack will be substituted as the subroutine call target.

If a JNEXT instruction instead of a CALL instruction is used, this opcode performs an unconditional branch to the value addr1 on the data stack.

A 2OPS instruction or EXIT instruction may also be used, but the user is cautioned to beware of the effects on program control flow.

\section*{Implementation:}
```

opcode: EXECUTE
0: SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
1: SOURCE=DS INC[DP] ALU=B ;;
2: LATCH-INSTRUCTION ; ;
3: DECODE ;;

```

\section*{FALSE}

\section*{Push False Flag \\ \((\rightarrow 0)\)}

Encoding:
\(0 x 07 \quad 2\) clocks

Operation:
Pushes constant 0. 0 is the "FALSE" flag value for the machine.

\section*{Implementation:}
opcode: FALSE
0: DEC[DP] DS-FROM-DHI ALU=0 ; ;
1: DECODE ; ;

\section*{FETCH_AND_ADD}
\[
\begin{gathered}
\text { Add To Memory } \\
\text { ( } \mathrm{n} 1 \text { addr2 } \rightarrow \mathrm{n} 3 \text { ) } \\
\text { ( addr2 } \rightarrow \mathrm{n} 3 \text { ) Immediate }
\end{gathered}
\]

\section*{Encoding:}
\[
\begin{array}{ll}
0 \times \mathrm{xC8} & 7 \text { cycles } \\
0 \mathrm{xC} 9 / \text { lit } & 7 \text { cycles }
\end{array}
\]

\section*{Operation:}

Fetch the value from word addr2, and add it to n 1 to produce n3. Store the value n3 back at the effective address, all as an atomic read/modify/write bus operation. Useful as a synchronization instruction. The immediate variant provides the value n 1 from the literal field.

\section*{Implementation:}
```

opcode: LIT_FETCH_AND_ADD
0: SOURCE=D\overline{HI ADDR=BUS+0(CYCLE) ; ;}
1: RAM-RMW ; ;
2: SOURCE=LIT ALU=B ; ;
3: SOURCE=RD ALU=A+B CYCLE-RAM ; ;
4: SOURCE=DHI DEST=RAM-! ; ;
5: ; ;
6: DECODE ; ;

```
opcode: FETCH_AND_ADD
\(0: S O U R C E=D H I \quad A D D R=B U S+0\) (CYCLE) ; ;
1: RAM-RMW ; ;
2: SOURCE=DS INC[DP] \(A L U=B\); ;
3: SOURCE=RD \(A L U=A+B \quad C Y C L E-R A M\); ;
```

4: SOURCE=DHI DEST=RAM-1 ; ;
5: ; ;
6: DECODE ; ;

```
```

FILL

```

\section*{Fill Memory With Characters}
```

    ( addr1 count2 c3 }->\mathrm{ )
    ```

\section*{Encoding}
```

$$
0 \times 8 \mathrm{C} \quad 4+2^{*} \text { count cycles }
$$

```

\section*{Operation:}
```

Fill count2 bytes of memory with value c3, starting at address addr1 and counting up.

```
```

Notes:

```
Notes:
    Destroys value in the DBASE register.
    Destroys value in the DBASE register.
Implementation:
Implementation:
opcode: FILL
opcode: FILL
( Keep count/offset in DHI[1] )
( Keep count/offset in DHI[1] )
0: SOURCE=DS INC[DP] DHI[1] ALU=B
0: SOURCE=DS INC[DP] DHI[1] ALU=B
1: SOURCE=DS INC[DP] DEST=DBASE
1: SOURCE=DS INC[DP] DEST=DBASE
    DHI[1] ALU=A-1 ;;
    DHI[1] ALU=A-1 ;;
( store bytes in reverse order, using count as
( store bytes in reverse order, using count as
            offset )
            offset )
2: SOURCE=DHI[1] ADDR=BUS+DBASE (CYCLE)
2: SOURCE=DHI[1] ADDR=BUS+DBASE (CYCLE)
    DHI[1] ALU=A-1 JMP=110 ; ;
    DHI[1] ALU=A-1 JMP=110 ; ;
6: SOURCE=DHI[0] DEST=RAM-C! JMP=01S ; ;
6: SOURCE=DHI[0] DEST=RAM-C! JMP=01S ; ;
3: ; ;
3: ; ;
( Wait for RAM cycle to complete)
( Wait for RAM cycle to complete)
4: SOURCE=DS INC[DP] ALU=B DECODE ; ;
```

4: SOURCE=DS INC[DP] ALU=B DECODE ; ;

```

\section*{FP!}

Put Frame Pointer Value
\[
(\mathrm{n} 1 \rightarrow)
\]

Encoding:
0x60 2 cycles
Operation:
Store the value n1 into the FP register.

\section*{Implementation:}
opcode: FP!
0: SOURCE=DHI DEST=FP ;
1: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{FP + !}

\section*{Add To Frame Pointer Value}
\[
\begin{gathered}
(\mathrm{n} 1 \rightarrow) \\
(\rightarrow) \text { Immediate }
\end{gathered}
\]

Encoding:
\[
\begin{array}{ll}
0 \times E 8 & 3 \text { cycles } \\
0 \times E 9 ~ / ~ l i t ~ & 3 \text { cycles }
\end{array}
\]

\section*{Operation:}

Add the value n 1 to the contents of FP , and place the sum back in the FP register. In the immediate variant the value n 1 is provided by the literal field.

\section*{Implementation:}
opcode: FP+!
0 : SOURCE=FP ALU=A+B;:
1: SOURCE=DHI DEST=FP ; ;
2: SOURCE=DS INC[DP] ALU=B DECODE ; ;
opcode: LIT FP+!
0: SOURCE=FP \(\bar{P} \quad D H I[1] \quad A L U=B\); ;
1: SOURCE=LIT DHI[1] \(A L U=A+B ;\)
2: SOURCE=DHI[1] DEST=FP DECODE ; ;

\section*{FP@}

\section*{Get FP Register \\ \[
(\rightarrow n 1)
\]}

Encoding:
\[
0 \times 61 \quad 2 \text { cycles }
\]

Operation:
Fetch the value of the FP register, returning n1.

\section*{Implementation:}
opcode: FP@
0: DEC[DP] DS-FROM-DHI
SOURCE=FP \(\quad A L U=B\);
1: DECODE ; ;

\section*{FRAME_POP}

\section*{Frame Deallocate Immediate}
\[
(\rightarrow)
\]

\section*{Encoding}
\[
\text { 0xED } \quad 4 \text { cycles }
\]

\section*{Operation:}

Using the FP register, deallocate a memoryresident stack frame. FP is loaded with the value contained in the memory word address by adding the old FP contents and the compiled instruction literal field. The compiled instruction literal field must be -4 to work properly with FRAME_PUSH.

\section*{Implementation:}
opcode: FRAME_POP
\(0: S O U R C E=L I T \quad A D D R=B U S+F P(C Y C L E) ;\);
1: ; ;
2: ; ;
3: SOURCE=RD DEST=FP DECODE ; ;

\section*{FRAME_PUSH}

\section*{Frame Allocate Immediate}
\[
(\rightarrow)
\]

\section*{Encoding:}
\[
0 x E C \quad 6 \text { cycles }
\]

\section*{Operation:}

Using the FP register, allocate a number of bytes (determined by the compiled instruction literal field) to the memory-resident stack frame. The new value of FP is calculated by adding the old value of FP to the compiled instruction literal field. The old value of the FP register is saved at the address new FP-4.

\section*{Implementation:}
```

Opcode: FRAME PUSH
0: DHI[1] SOURCE=FP ALU=B DEST=DLO ; ;
1: DHI[1] SOURCE=LIT ALU=A-B ;;
2: SOURCE=DHI[1] ADDR=BUS-4 (CYCLE) ; ;
3: SOURCE=DLO DEST=RAM-1 ; ;
4: SOURCE=DHI[1] DEST=FP ; ;
5: DECODE ; ;

```


\section*{H@}

\section*{Load Halfword}
( addr1 \(\rightarrow\) h2 )

\section*{Encoding:}
\(0 \times 37 \quad 4\) cycles
Operation:
Fetch halfword value h1 from address addr. The 16 -bit value is sign-extended to 32 bits.

\section*{Implementation:}
opcode: H@
0 : SOURCE=DHI ADDR=BUS+0(CYCLE) ; ;
1: RAM-W@ ; ;
2: ; ;
3: SOURCE=RD-SIGNED ALU=B DECODE ; ;

\section*{HALT}

\section*{Halt Processor}
\[
(\rightarrow)
\]

\section*{Encoding:}
\(0 x 05 \quad \infty\) cycles

\section*{Operation:}

Enter an infinite microcode loop that is uninterruptible.

\section*{Implementation:}
```

opcode: HALT

```
0: ; ;
1: ; ;
2: ;i
3: i;
4: ii
5: ; ;
6: ; ;
7 : JMP=000 ; ;

\section*{I'}

Copy Second On Rstack To Dstack
\(\operatorname{RS}(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 1 \mathrm{n} 2)^{(\rightarrow \mathrm{n} 1)}\)
Encoding:
\[
\text { 0x3B } \quad 2 \text { cycles }
\]

\section*{Operation:}

Copy the second return stack element onto the data stack. In Looping constructs, this returns the loop limit value.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

Do not execute this opcode as the opcode immediately preceding a subroutine return instruction (will be corrected on later versions of the chip). Workaround: form a 2OPS instruction with I' as the first opcode and NOP_FAST as the second opcode, then place the subroutine return as the following instruction.

Implementation:
```

opcode: I'

```

0: SOURCE=DHI INC[RP] DEC[DP] DEST=DS ; ;
1: SOURCE=RS DEC[RP] ALU=B DECODE ; ;

\section*{I'!}

\section*{Store With Rstack2 \\ ( \(\mathrm{n} 1 \rightarrow\) ) \\ RS( addr2 n3 \(\rightarrow\) addr2 n3)}

Encoding:
\[
\text { 0xE2 } \quad 5 \text { cycles }
\]

\section*{Operation:}

Store n1 at location addr2.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: I'_!
0: INC[RP] ;
1: SOURCE=RS DEC[RP]
ADDR=BUS+0(CYCLE) ; ;
2: SOURCE=DHI DEST=RAM-! ; ;
3: ;;
4: SOURCE=DS INC[DP] ALU=B
DECODE ; ;

```

\section*{I'_4-_!}

\section*{Store With Rstack2 Minus 4}
```

            ( \(\mathrm{n} 1 \rightarrow\) )
    RS( addr2 n3 $\rightarrow$ addr2 n3)

```

Encoding:
\[
0 x E 5 \quad 5 \text { cycles }
\]

\section*{Operation:}

Store n1 at location addr2.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: I'_4__!
0: INC[RP] ;
1: SOURCE=RS DEC[RP]
ADDR=BUS-4 (CYCLE) ; ;
2: SOURCE=DHI DEST=RAM-! ; ;
3: ; ;
4: SOURCE=DS INC[DP] ALU=B
DECODE ; ;

```


\section*{Load With Rstack2}
\[
(\rightarrow \mathrm{n} 1)
\]

RS( addr2 n3 \(\rightarrow\) addr2 n3)
Encoding:
\(0 x E 3 \quad 5\) cycles

\section*{Operation:}

Fetch n 1 from address addr2.
Notes:
Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: I' @

```

0: INC[RP] \({ }^{-}\);
1: SOURCE=RS DEC[RP]
ADDR=BUS+0 (CYCLE) ; ;
2: ; ;
3: SOURCE=DHI DEC[DP] DEST=DS ; ;
4: SOURCE=RD ALU=B DECODE ; ;

\section*{I_+}

\section*{Add Return Stack (Non-Destructive) \\ ( \(\mathrm{n} 1 \rightarrow \mathrm{n} 2\) ) \\ RS( n3 \(\rightarrow\) n3)}

Encoding:
0x3A \(\quad 2\) cycles
Operation:
Add the top return stack element \(n 3\) to the top data stack element n 1 , giving \(\mathrm{n} 2=\mathrm{n} 1+\mathrm{n} 3\). Note that the return stack element is not popped.

Notes:
Do not combine this opcode with a CALL or EXIT instruction.

Implementation:
```

opcode: I +
0: ; ;
1: SOURCE=RS ALU=A+B DECODE ;;

```

\section*{J}

\section*{Copy Third On Return Stack}
\[
\text { ( } \rightarrow \mathrm{n} 1 \text { ) }
\]

RS( n1 n2 n3 \(\rightarrow\) n1 n2 n3 )
Encoding:
\(0 x 3 \mathrm{C} \quad 4\) cycles
Operation:
Copy the third return stack element n 1 onto the data stack. In a doubly-nested DO loop, this returns the value of the index of the outer loop.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

Do not execute this opcode as the opcode immediately preceding a subroutine return instruction (will be corrected on later versions of the chip). Workaround: form a 2OPS instruction with J as the first opcode and NOP_FAST as the second opcode, then place the subroutine return as the following instruction.

\section*{Implementation:}
```

opcode: J
0: SOURCE=DHI INC[RP]
DEC[DP] DEST=DS ; ;
INC[RP] ; ;
SOURCE=RS DEC[RP] ALU=B ; ;

```

\section*{LEAVE}

> Terminate Loop \(\begin{aligned} & (\rightarrow) \\ & \operatorname{RS}(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 2 \mathrm{n} 2)\end{aligned}\)

\section*{Encoding:}
\(0 x F 2 \quad 3\) cycles
Operation:
Set the loop limit n1 equal to the current index n 2 , terminating a DO..LOOP at the end of the current iteration. Works with <loop> and <+loop>.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: LEAVE
0: SOURCE=RS DEST=DLO ; ;
1: SOURCE=DLO INC[RP] DEST=RS ; ;
2: DEC[RP] DECODE ; ;

```

\section*{LOAD DS}

\section*{Streamed Read Data Stack}
( addr1 n2 \(\rightarrow\) n. 1 n. 2 n. 3 ... n.n2 )

\section*{Encoding:}
\[
0 x \mathrm{DB} \quad 3+3^{*} \text { count cycles }
\]

\section*{Operation:}

Read n 2 consecutive memory words, starting at memory location addr1, onto the data stack. This is a streamed data stack load with auto-increment. The first word read will be the deepest on the stack.

\section*{Implementation:}
```

opcode: LOAD_DS
0: SOURCE=DS INC[DP] DEST=SBASE
DHI[1] ALU=0 ;;
1: SOURCE=DHI[1] ADDR=BUS+SBASE (CYCLE)
DHI[0] ALU=A-1 JMP=011 ;;
( Loop for fetching )
2: SOURCE=RD DEC[DP] DEST=DS
DHI[0] ALU=A-1 ; ;
3: SOURCE=4 DHI[1] ALU=A+B JMP=10Z ;;
4: SOURCE=DHI[1] ADDR=BUS+SBASE(CYCLE)
JMP=010 ;;
( Finish up )
5: ; ;
6: SOURCE=RD ALU=B DECODE ; ;

```

\section*{LOAD_RS \\ Streamed Read Return Stack \\ ( addr1 n2 \(\rightarrow\) ) \\ RS( \(\rightarrow\) n. 1 n. 2 n. 3 ... n.n2 )}

Encoding:
\[
0 \mathrm{xDC} \quad 4+3^{*} \text { count cycles }
\]

\section*{Operation:}

Read n2 consecutive words, starting at memory location addr1, onto the return stack. This is a streamed data stack load with autoincrement. The first word read will be deepest on the return stack.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: LOAD_RS

```
opcode: LOAD_RS
0: SOURCE=DS INC[DP] DEST=SBASE
0: SOURCE=DS INC[DP] DEST=SBASE
    DHI[1] ALU=0 ; ;
    DHI[1] ALU=0 ; ;
1: SOURCE=DHI[1] ADDR=BUS+SBASE(CYCLE)
1: SOURCE=DHI[1] ADDR=BUS+SBASE(CYCLE)
    DHI[0] ALU=A-1 JMP=011 ; ;
    DHI[0] ALU=A-1 JMP=011 ; ;
( Loop for fetching )
( Loop for fetching )
2: SOURCE=RD DEC[RP] DEST=RS
2: SOURCE=RD DEC[RP] DEST=RS
    DHI[0] ALU=A-1 ; ;
    DHI[0] ALU=A-1 ; ;
3: SOURCE=4 DHI[1] ALU=A+B JMP=10Z ; ;
3: SOURCE=4 DHI[1] ALU=A+B JMP=10Z ; ;
4: SOURCE=DHI[1] ADDR=BUS+SBASE (CYCLE)
4: SOURCE=DHI[1] ADDR=BUS+SBASE (CYCLE)
    JMP=010 ;;
```

    JMP=010 ;;
    ```
```

( Finish up )
5: ;
6: SOURCE=RD DEC[RP] DEST=RS ;;
7: SOURCE=DS INC[DP] ALU=B DECODE ;;

```

\section*{LOC_!}

\section*{Local Store}
\[
(\mathrm{n} 1 \rightarrow \text { ) Immediate }
\]

Encoding:
\[
0 \times \mathrm{D} 0 / \text { lit } \quad 4 \text { cycles }
\]

\section*{Operation:}

Store the value n 1 at the effective address computed by adding the FP value to the compiled instruction literal.

\section*{Implementation:}
opcode: LOC_!
0: SOURCE=LIT
ADDR=BUS+FP(CYCLE) ; ;
1: SOURCE=DHI DEST=RAM-! ; ;
2: ;i
3: SOURCE=DS INC[DP] ALU=B
DECODE ; ;

\section*{LOC_+!}

\section*{Local Add To Memory}
( \(\mathrm{n} 1 \rightarrow\) ) Immediate
Encoding:
\[
0 x \mathrm{D} 4 / \text { lit } \quad 7 \text { cycles }
\]

Operation:
Performs an atomic addition to the word at the address (FP+lit) with value \(n 1\), where FP is the FP register value and lit is the compiled instruction literal value.

\section*{Implementation:}
```

opcode: LOC_+1
0: SOURCE=LIT ADDR=BUS+FP (CYCLE) ; ;
1: ; ;
2:;;
3: SOURCE=RD ALU=A+B CYCLE-RAM ; ;
4: SOURCE=DHI DEST=RAM-1 ; ;
5: ;i
6: SOURCE=DS INC[DP ] ALU=B DECODE ;;

```

\section*{LOC_@}

\section*{Local Load ( \(\rightarrow\) n1) Immediate}

\section*{Encoding:}
\(0 x C C /\) lit 4 cycles

\section*{Operation:}

Fetch the value n 1 from the effective address computed by adding the FP value to the compiled instruction literal.

\section*{Implementation:}
```

opcode: LOC_@
0: SOURCE=LIT ADDR=BUS+FP(CYCLE) ; ;
1: ;;
2: SOURCE=DHI DEC[DP] DEST=DS ; ;
3: SOURCE=RD ALU=B DECODE ;;

```

\section*{LOC_@! Local Indirect Store ( \(\mathrm{n} 1 \rightarrow\) ) Immediate}

Encoding:
0xD3 \(\quad 7\) cycles
Operation:
Perform an indirect store of the value n1 at the effective address computed by adding the FP value to the compiled instruction literal.

\section*{Implementation:}
```

opcode: LOC_C_!
0: SOURCE=LIT ADDR=BUS+FP(CYCLE) ;;
1: ; ;
2: ; ;
3: SOURCE=RD ADDR=BUS+0 (CYCLE) ; ;
4: SOURCE=DHI DEST=RAM-1 ; ;
5: ; ;
6: SOURCE=DS INC[DP] ALU=B
DECODE ;;

```

\section*{LOC_@_+}

\section*{Local Load and Add \\ ( n1 \(\rightarrow\) n2) Immediate}

Encoding:
0xCF / lit 4 cycles

\section*{Operation:}

Fetch the value from the effective address computed by adding the FP value to the compiled instruction literal, then add it to n 1 , producing n 2 .

\section*{Implementation:}
opcode: FP+LIT_E+
0 : SOURCE=LIT ADDR=BUS+FP (CYCLE) ; ;
1: ; ;
2: ; ;
3: SOURCE=RD \(A L U=A+B \quad D E C O D E ;\);

\section*{LOC_@_@}

\section*{Local Load Indirect}
( \(\rightarrow\) n1) Immediate

\section*{Encoding:}
\[
0 \times D 2 / \text { lit } \quad 7 \text { cycles }
\]

\section*{Operation:}

Perform an indirect fetch of the value n 1 from the effective address computed by adding the FP value to the compiled instruction literal.

\section*{Implementation:}
```

opcode: FP+LIT_E_C
0: SOURCE=LIT ADDR=BUS+FP(CYCLE) ;
1: ; ;
2: SOURCE=DHI DEC[DP] DEST=DS ; ;
3: SOURCE=RD ADDR=BUS+0(CYCLE) ; ;
4: ; ;
5: ; ;
6: SOURCE=RD ALU=B DECODE ; ;

```

\section*{LOC_B@}

\section*{Local Load Byte \\ ( \(\rightarrow\) b1) Immediate}

Encoding:
\(0 x C E \quad 4\) cycles
Operation:
Fetch the sign-extended value b1 from the effective address computed by adding the FP value to the compiled instruction literal.
```

Implementation:
opcode: LOC B@
0: SOURCE=LITT ADDR=BUS+FP(CYCLE) ;;
1: RAM-C@ ;;
2: SOURCE=DHI DEC[DP] DEST=DS ;;
3: SOURCE=RD-SIGNED ALU=B DECODE ;;

```

\section*{LOC C!}

\section*{Local Store Character ( c1 \(\rightarrow\) ) Immediate}

\section*{Encoding:}
\[
0 \times D 1 / \text { lit } \quad 4 \text { cycles }
\]

\section*{Operation:}

Store the value c1 at the effective address computed by adding the FP value to the compiled instruction literal.

\section*{Implementation:}
```

opcode: LOC_C!
0: SOURCE=LIT
ADDR=BUS+FP(CYCLE) ; ;
1: SOURCE=DHI DEST=RAM-C! ; ;
2: ; ;
3: SOURCE=DS INC[DP] ALU=B
DECODE ; ;

```

\section*{LOC_C@}

\section*{Local Load Character}
\[
\text { ( } \rightarrow \text { c1 ) Immediate }
\]

\section*{Encoding:}
\[
0 x C D / \text { lit } \quad 4 \text { cycles }
\]

\section*{Operation:}

Fetch the value \(\mathbf{c 1}\) from the effective address computed by adding the FP value to the compiled instruction literal. c1 is placed in the lowest 8 bits of the stack word and padded with 0 s in the high bits.

\section*{Implementation:}
```

opcode: LOC_ce
0: SOURCE=LIT ADDR=BUS+FP(CYCLE) ; ;
1: RAM-C@ ;;
2: SOURCE=DHI DEC[DP] DEST=DS ;;
3: SOURCE=RD ALU=B DECODE ;;

```

\section*{LSLN}
\[
\begin{aligned}
& \text { Logical Shift Left By N } \\
& (n 1 \text { count2 } \rightarrow \text { n3 ) } \\
& (n 1 \rightarrow n 3) \text { Immediate }
\end{aligned}
\]

\section*{Encoding:}
\[
\begin{array}{ll}
0 \times B 3 & 2+\text { count cycles } \\
0 \times B 4 / \text { lit } & 3+\text { count cycles }
\end{array}
\]

\section*{Operation:}

Shift n1 left by count2 bits, shifting a 0 into the lowest bit, and discarding the highest bit on each shift. In the immediate variant, the count count2 is supplied by the literal field.

\section*{Implementation:}
```

```
```

opcode: LSLN

```
```

```
opcode: LSLN
```

```
```

opcode: LSLN
0: SOURCE=DS INC[DP] DEST=DLO
0: SOURCE=DS INC[DP] DEST=DLO
0: SOURCE=DS INC[DP] DEST=DLO
ALU=A-1 JMP=01Z ; ;
ALU=A-1 JMP=01Z ; ;
ALU=A-1 JMP=01Z ; ;
2: SL[DLO] ALU=A-1 JMP=01Z ; ;
2: SL[DLO] ALU=A-1 JMP=01Z ; ;
2: SL[DLO] ALU=A-1 JMP=01Z ; ;
3: SOURCE=DLO ALU=B DECODE ; ;
3: SOURCE=DLO ALU=B DECODE ; ;
3: SOURCE=DLO ALU=B DECODE ; ;
opcode: LIT LSLN
opcode: LIT LSLN
opcode: LIT LSLN
0: SOURCE=LIT DHI[1] ALU=B ; ;
0: SOURCE=LIT DHI[1] ALU=B ; ;
0: SOURCE=LIT DHI[1] ALU=B ; ;
1: SOURCE=DHI[0] DEST=DLO
1: SOURCE=DHI[0] DEST=DLO
1: SOURCE=DHI[0] DEST=DLO
DHI[1] ALU=A-1 JMP=01Z;;
DHI[1] ALU=A-1 JMP=01Z;;
DHI[1] ALU=A-1 JMP=01Z;;
2: SL[DLO] DHI[1] ALU=A-1 JMP=01Z ; ;
2: SL[DLO] DHI[1] ALU=A-1 JMP=01Z ; ;
2: SL[DLO] DHI[1] ALU=A-1 JMP=01Z ; ;
3: SOURCE=DLO ALU=B DECODE ; ;

```
```

3: SOURCE=DLO ALU=B DECODE ; ;

```
```

3: SOURCE=DLO ALU=B DECODE ; ;

```
```

*)

```

\section*{LSRN}

\section*{Logical Shift Right By N \\ ( n 1 count2 \(\rightarrow \mathrm{n} 3\) ) \\ ( \(\mathrm{n} 1 \rightarrow \mathrm{n} 3\) ) Immediate}

Encoding:
\begin{tabular}{ll} 
0xB6 & \(2+2^{*}\) count cycles \\
\(0 \times B 7 /\) lit & \(2+2^{*}\) count cycles
\end{tabular}

Operation:
Shift n1 right by count 2 bits, shifting a 0 into the highest bit, and discarding the lowest bit on each shift (logical shift right), producing the result n3. The immediate variant uses the literal field to supply the value count2.

\section*{Implementation:}
opcode: LSRN
0: SOURCE=DS INC[DP]
DHI[1] ALU=B JMP=012 ; ;
```

2: DHI[0] ALU=A-1 JMP=100 ;;

```
4: DHI[1] CIN=0 ALU=A SR[ALU]
            JMP=01Z ; ;
```

3: SOURCE=DHI[1] ALU=B DECODE ; ;

```
opcode: LIT_LSRN
\(0: S O U R C E=L I T \quad A L U=B\) DHI[1] ; ;
1: DHI[1] ALU=A-1 JMP=10Z ; ;
    ( count of 0 is 3 cycles)
\(5:\)
    DECODE ;

2: DHI[1] \(\operatorname{ALU}=\mathrm{A}-1\) JMP=100 ; ;
4: DHI[0] CIN=0 ALU=A SR[ALU] JMP=01Z ; ;

3 :
DECODE ; ;

\section*{LSR}

\section*{Logical Shift Right \\ \[
(n 1 \rightarrow n 2)
\]}

Encoding:
0xB5 2 cycles

\section*{Operation:}

Shift n1 right one bit, shifting a 0 bit into the highest order bit position (logical shift right).
```

Implementation:
opcode: LSR
0: CIN=0 SR[ALU] ;;
1: DECODE ;;

```

\section*{M +}

\section*{Add Double To Single \\ \[
(d 1 n 2 \rightarrow d 3)
\]}

Encoding:
\[
0 \times 8 \mathrm{~F} \quad 4 \text { cycles }
\]

\section*{Operation:}

Mixed precision addition, where n 2 is sign-extended to 64 bits, then added to d1, giving d3.
```

Implementation:
opcode: M+
0: SOURCE=DS INC[DP] DHI[1] ALU=B ;;
1: SOURCE=DS ALU=A+B ;;
2: SOURCE=DHI DEST=DS JMP=10C ;;
4: DHI[1] ALU=A DEST=DHI[0] DECODE ;;
5: DHI[1] ALU=A+1 DEST=DHI[0] DECODE ; ;

```

\section*{MOVE}

\section*{Move Words ( addr1 addr2 n3 \(\rightarrow\) )}

Encoding:
\[
0 \times 8 \text { B } \quad 3+5^{*} \text { cnt cycles }
\]

\section*{Operation:}

Move n3 words of memory from address addr1 to address addr2.

\section*{Notes:}

An n3 value of 0 will attempt to move 4G words.

MOVE destroys the value of registers SBASE and DBASE.

This is a non-interruptible instruction. The commercial chip will have an interruptible version of this opcode.

\section*{Implementation:}
```

opcode: MOVE
0: SOURCE=DS INC[DP] DEST=DBASE ; ;
1: SOURCE=DS INC[DP] DEST=SBASE
DHI[1] ALU=0 ;;
( Word move loop )
2: SOURCE=DHI[1] ADDR=BUS+SBASE (CYCLE)
JMP=100 ; ;
4: ; ;
5: SOURCE=DHI[ 1] ADDR=BUS+DBASE (CYCLE )

```
```

6: SOURCE=RD DEST=RAM-
DHI[0] ALU=A-1 ;;
7: DHI[1] SOURCE=4 ALU=A+B JMP=01Z ;;
3: SOURCE=DS INC[DP] ALU=B DECODE ;;

```

\section*{MRAM!}

\section*{Microcode RAM Store}
\[
(\mathrm{n} 1 \text { addr2 } \rightarrow \text { ) }
\]

\section*{Encoding: \\ \(0 \times 62 \quad 3\) cycles}

\section*{Operation:}

Store value n 1 at address addr2 within the MRAM memory. The highest order bits of addr2 are ignored when addressing the memory.

\section*{Implementation:}
opcode: MRAM!
0: SOURCE=DHI DEST=MICRO-ADR ; ;
1: SOURCE=DS INC[DP] DEST=MRAM ; ;
2: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{MRAM@}

\section*{Microcode RAM Load \\ ( addr1 \(\rightarrow\) n2 )}

\section*{Encoding:}
\(0 x 63 \quad 3\) cycles

\section*{Operation:}

Fetch value n 2 from address addr1 within the MRAM memory. The highest order bits of addr1 are ignored when addressing the memory.

\section*{Implementation:}
opcode: MRAM@
0: SOURCE=DHI DEST=MICRO-ADR ; ;
( Can't put DECODE in next microinstruction in case of MRAM opcode )
1: SOURCE=MRAM ALU=B ; ;
2: SOURCE=MRAM ALU=B DECODE ; ;

\section*{MROM@}

\section*{Microcode ROM Load}
\[
(\text { addr1 } \rightarrow \mathrm{n} 2 \text { ) }
\]

Encoding:
\[
\mathrm{n} / \mathrm{a} \quad 3 \text { cycles }
\]

\section*{Operation:}

Fetch value n 2 from address addr1 within the MROM memory. The highest order bits of addr1 are ignored when addressing the memory.

\section*{Notes:}

This opcode must be executed from MRAM to work properly, since a program many not both read MROM and execute from it at the same time. The implementation given below may be used by application programs if desired.

\section*{Implementation:}
opcode: MROM@
0: SOURCE=DHI DEST=MICRO-ADR ; ;
( Can't put DECODE in next microinstruction in
case of MROM opcode )
1: SOURCE=MROM ALU=B ; ;
2: SOURCE=MROM ALU=B DECODE ;;

\section*{NEGATE}

\section*{Two's Complement Negation}
\[
(\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\]

\section*{Encoding:}
\(0 x 84 \quad 2\) cycles

\section*{Operation:}

Take the two's complement of n1, returning it as n 2 .

\section*{Implementation:}

\section*{opcode: NEGATE}
\(0: A L U=\) not \(A\); ;
1: ALU=A+1 DECODE ; ;

\section*{NIP}

\section*{Drop Second On Stack ( \(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 2\) )}

Encoding:
\begin{tabular}{ll}
\(0 \times 77\) & 2 cycles \\
\(0 x 78\) & 1 cycle (2OPS format)
\end{tabular}

Operation:
Drop the second element on the data stack \(n 1\), putting n 2 in its place and decreasing the stack size by 1 element.

\section*{Implementation:}
opcode: NIP
0: INC[DP] ;;
1: DECODE ; ;
opcode: NIP FAST
\(0:\) INC[DP] DECODE ; ;

\section*{NOP}

\section*{No Operation}
\((\rightarrow)\)

\section*{Encoding:}
\begin{tabular}{ll}
\(0 \times 00\) & 2 cycles \\
\(0 x 06\) & 1 cycle (2OPS format)
\end{tabular}

\section*{Operation:}

Do nothing, except wasting 1 or 2 clock cycles. NOP should be used to fill the opcode field for CALL, EXIT, and JNEXT instructions for which there is no desired opcode. NOP_FAST may be used as the first or second opcode of a 2OPS instruction which, for some reason, does not have two useful opcodes.

\section*{Implementation:}
```

opcode: NOP
0: ; ;
1: DECODE ;
2: JMP=000 ;
3: JMP=000 ; ;
4: JMP=000 ; ;
5: JMP=000 ;;
6: JMP=000 ; ;
7: JMP=000 ;;
opcode: NOP FAST
0: DECODE ;;

```

\section*{NOT}

\section*{One's Complement Negation \\ \[
(\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\]}

\section*{Encoding:}
\[
0 x 09 \quad 2 \text { cycles }
\]

\section*{Operation:}

Take the one's complement of \(n 1\), returning n 2 . This is a bitwise logical complement.

\section*{Implementation:}
opcode: Not
0: ALU=notA ; ;
1: DECODE ; ;

\section*{not?branch}

\section*{Jump If Not Zero \\ (flag1 \(\rightarrow\) )}

\section*{Encoding:}
\[
0 \times 98 \text { / call } \quad 4 \text { cycles }
\]

\section*{Operation:}

Perform branch if flag1 is non-zero, otherwise continue executing in-line. ?BRANCH must be compiled as the opcode in a CALL instruction that has the branch target as its next address field.

\section*{Implementation:}
```

opcode: NOT?BRANCH
0: SOURCE=RETURN-SAVE ADDR=BUS+0(CYCLE) ;;
1: INC[RP] JMP=01z ;;
( zero flag, fall through )
3: LATCH-INSTRUCTION ;;
4: SOURCE=DS INC[DP] ALU=B DECODE ;;
( Non-zero flag, take the branch )
2: JMP=111 ;;
7: SOURCE=DS INC[DP] ALU=B DECODE ;;

```

\section*{ONE}
\[
\begin{aligned}
& \text { One } \\
& (\rightarrow 1)
\end{aligned}
\]

\section*{Encoding: \\ 0x6D 2 cycles}

\section*{Operation:}

Pushes constant 1.

\section*{Implementation:}
```

opcode: ONE
0: DEC[DP] DS-FROM-DHI ALU=0 ;;
1: ALU=A+1 DECODE ;

```

\section*{OR}
\[
\begin{gathered}
\text { Logical Or } \\
(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 3) \\
(\mathrm{n} 1 \rightarrow \mathrm{n} 3) \text { Immediate }
\end{gathered}
\]

\section*{Encoding:}
\begin{tabular}{ll}
\(0 \times 3 \mathrm{D}\) & 2 cycles \\
\(0 \times 3 \mathrm{E}\) & 1 cycle (2OPS format) \\
\(0 \times A F /\) lit & 2 cycles \\
\(0 \times B 0 /\) lit & 1 cycle (2OPS format)
\end{tabular}

Operation:
Perform a bitwise logical OR operation of \(n 1\) and n2, giving n3. For the immediate variant, n 2 is supplied by the literal field.

\section*{Implementation:}
opcode: OR
0: SOURCE=DS INC[DP] ALU=AOrB ; ;
1: DECODE ; ;
opcode: OR_FAST
0: SOURCE=DS INC[DP] ALU=AORB DECODE ; ;
opcode: LIT OR
0: SOURCE=LIT ALU=AORB
1: DECODE ;
opcode: LIT OR FAST
0: SOURCE=LIT ALU=AORB DECODE ; ;

\section*{OR!}

\section*{Logical Or To Memory ( n 1 addr2 \(\rightarrow\) )}

Encoding:
\[
\text { 0xA0 } \quad 7 \text { cycles }
\]

\section*{Operation:}

Perform an atomic bitwise logical OR of n 1 to the word at memory addr2, returning the result to addr2 (similar to + !, but with an OR operation instead of a + operation).
```

Implementation:
opcode: OR!
0: SOURCE=DHI ADDR=BUS+O(CYCLE) ;;
1: RAM-RMW ;;
2: SOURCE=DS INC[DP] ALU=B ;;
3: SOURCE=RD ALU=AORB CYCLE-RAM ;;
4: SOURCE=DHI DEST=RAM-! ;;
5: ;;
6: SOURCE=DS INC[DP] ALU=B DECODE ;;

```

\section*{OVER}

\section*{Copy Second On Stack \\ ( \(\mathrm{n} 1 \mathrm{n} \mathbf{2 \rightarrow n 1 n 2 n 1 )}\)}

\section*{Encoding:}
\begin{tabular}{ll}
\(0 \times 3 F\) & 2 cycles \\
\(0 \times 40\) & 1 cycle (2OPS format)
\end{tabular}

Operation:
Copy the second element on the data stack n1 to the top.

\section*{Implementation:}
```

opcode: OVER
0: SOURCE=DS ALU=B
DEC[DP] DS-FROM-DHI ;;
1: DECODE ;;
opcode: OVER FAST
0: SOURCE=DS ALU=B
DEC[DP] DS-FROM-DHI DECODE ;;

```

\section*{OVER!}

\section*{Reversed Store (Non-Destructive)} ( addr1 n2 \(\rightarrow\) addr1 )

\section*{Encoding:}

\section*{0xB8 \\ 4 cycles}

Operation:
Store the value n 2 at address addr1, without popping addr1.

\section*{Implementation:}
opcode: OVER_!
0 : SOURCE=DS
ADDR=BUS+0 (CYCLE)
1: SOURCE=DHI
DEST=RAM-! ; ;
2: ; ;
3: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{OVER_+}

\section*{Add (Non-Destructive to Second Element)}
\[
(\text { n1 n2 } \rightarrow \text { n1 n3 ) }
\]

Encoding:
\[
0 \times B A \quad 2 \text { cycles }
\]

Operation:
Add n1 and n2, giving n3, but without destroying n 1 .

\section*{Implementation:}
opcode: OVER +
0 : SOURCE=DS ALU=A+B; ;
1: DECODE ; ;

\section*{OVER@}

\section*{Fetch Using Second On Stack (NonDestructive) \\ ( addr1 n2 \(\rightarrow\) addr1 n2 n3 )}

Encoding:

\section*{0xB9 4 cycles}

\section*{Operation:}

Fetch value n3 from addr1, pushing it onto the stack.

\section*{Implementation:}
opcode: OVER ©
0 : SOURCE=DS ADDR=BUS+0 (CYCLE) ;
1: ; ;
: SOURCE=DHI DEC[DP] DEST=DS ;
3: SOURCE=RD ALU=B DECODE ; ;

\section*{R+!}

\section*{Add To Rstack Immediate}
\[
\begin{gathered}
(\rightarrow) \\
\mathrm{RS}(\mathrm{n} 1 \rightarrow \mathrm{n} 2)
\end{gathered}
\]

Encoding:
\[
0 \mathrm{xC1} \quad 4 \text { cycles }
\]

Operation:
Pop \(n 1\) from the return stack, add to it the compiled instruction literal field, and place the result back onto the return stack as n2.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: R+!
0: SOURCE=LIT DHI[1] ALU=B ; ;
1: SOURCE=RS DHI[1] ALU=A+B ; ;
2: SOURCE=DHI[1] DEST=RS ;
3: DECODE ; ;

```

\section*{PICK}

\section*{Push Nth On Stack}
\[
\text { ( n.m ... n. } 1 \text { m } \rightarrow \text { n.m ... n. } 1 \text { n.m ) }
\]

\section*{Encoding: \\ \[
0 \times 1 \mathrm{C} \quad 5 \text { cycles }
\]}

Operation:
Copies the mth value from the data stack to the top of stack. <PICK> is a primitive that does not check for stack underflow, nor for negative input numbers.

\section*{Notes:}
" \(0<\) PICK \(>\) " is a no-op. " \(1<\) PICK>" is equivalent to "DUP". " \(2<\) PICK>" is equivalent to "OVER".

This primitive is dangerous in an environment where stack memory is being spilled into program memory. It will not check to see if the input \(m\) is too deep in the stack, nor will it generate a stack underflow interrupt if \(m\) is big enough to cause a wrap-around back into the active stack space.

\section*{Implementation:}
```

opcode: PICK
0: SOURCE=DP DEST=DLO ALU=A+B ;;
1: SOURCE=DHI DEST=DP ;;
2: ; ;
3: SOURCE=DLO DEST=DP ; ;

```
```

( Exploits fact that DSREG maintains value while waiting for the new DP to access the DS RAM.
)
4: SOURCE=DS ALU=B DECODE ; ;

```

\section*{R > \\ Transfer From Rstack to Dstack \\ \[
\begin{gathered}
(\rightarrow n 1) \\
\operatorname{RS}(\mathrm{ni} \rightarrow)
\end{gathered}
\]}
```

Encoding:

| $0 \times 41$ | 2 cycles |
| :--- | :--- |
| $0 \times 42$ | 1 cycle (2OPS format) |

```

Operation:
Pop \(n 1\) from the return stack, placing it on the data stack.

\section*{Notes: \\ Do not combine this opcode with a CALL or EXIT instruction. \\ Do not execute this opcode as the opcode immediately preceding a subroutine return instruction (will be corrected on later versions of the chip). Workaround: form a 2OPS instruction with \(\mathrm{R}>\) as the first opcode and NOP_FAST as the second opcode, then place the subroutine return as the following instruction.}
```

Implementation:
opcode: R>
0: SOURCE=DHI DEC[DP] DEST=DS ; ;
1: SOURCE=RS INC[RP] ALU=B DECODE ;

```
opcode: R>_FAST
\(0:\) DEC[DP] DS-FROM-DHI

\section*{R>_!}

\section*{Store With Return Stack ( \(\mathrm{n} 1 \rightarrow\) ) RS( addr2 \(\rightarrow\) )}

Encoding:
\[
0 \times B F \quad 4 \text { cycles }
\]

Operation:
Store value n 1 at location addr2, where addr2 resides on the return stack.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: R> !
0: SOURCE=\overline{RS}
ADDR=BUS+0(CYCLE) ; ;
1: SOURCE=DHI
DEST=RAM-! ;
2: INC[RP] ; ;
3: SOURCE=DS INC[DP] ALU=B
DECODE ; ;

```

\section*{R>@@}

\section*{Load With Return Stack}
\[
(\rightarrow n 1)
\]
\[
\text { RS( addr2 } \rightarrow \text { ) }
\]

Encoding:
\[
0 \mathrm{xC0} \quad 4 \text { cycles }
\]

Operation:
Fetch value n 1 from location addr2, where addr2 resides on the return stack.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: R> e
0: SOURCE=RS
1: INC[RP] ;
2: SOURCE=DHI DEC[DP] DEST=DS ;;
3: SOURCE=RD ALU=B DECODE ;;

```

\section*{R@}

\section*{Copy Top Of Rstack To Dstack}
\[
\begin{gathered}
(\rightarrow \mathrm{n} 1) \\
\mathrm{RS}(\mathrm{n} 1 \rightarrow \mathrm{n} 1)
\end{gathered}
\]

\section*{Encoding:}
\begin{tabular}{ll}
\(0 \times 38\) & 2 cycles \\
\(0 \times 39\) & 1 cycle (2OPS format)
\end{tabular}

Operation:
Copy the top return stack element onto the data stack.

Notes:
This is the same opcode used to access the inner loop index (the I word in Forth).

Do not combine this opcode with a CALL or EXIT instruction.
```

Implementation:
opcode: I
0: SOURCE=DHI DEC[DP] DEST=DS ;;
1: SOURCE=RS ALU=B DECODE ;
opcode: I_FAST
0: DEC[DP] DS-FROM-DHI
SOURCE=RS ALU=B DECODE ; ;

```

\section*{R@!}

\section*{Store With Return Stack (Non-Destructive)}
\[
\begin{aligned}
(\mathrm{n} 1 & \rightarrow) \\
\mathrm{RS}(\text { addr2 } & \rightarrow \text { addr2 ) }
\end{aligned}
\]

Encoding:
```

0xBD 4 cycles

```

Operation:
Store n 1 at location addr2, where addr2 is copied from the return stack.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
opcode: Re_!
0: SOURCE=RS
ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DHI DEST=RAM-! ; ;
2: ; ;
3: SOURCE=DS INC[DP] ALU=B
DECODE ; ;


\section*{R@@}

\section*{Load With Return Stack (Non-Destructive)}
\[
\begin{gathered}
(\rightarrow \mathrm{n} 1) \\
\mathrm{RS}(\text { addr2 } \rightarrow \text { addr2 })
\end{gathered}
\]

Encoding:
\[
0 x B E \quad 4 \text { cycles }
\]

\section*{Operation:}

Fetch \(n 1\) from location addr2, where addr2 is copied from the return stack.

Notes:
Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
```

opcode: R@ @
0: SOURCE=RS
1: ; ;
2: SOURCE=DHI DEC[DP] DEST=DS ;;
3: SOURCE=RD ALU=B DECODE ;;

```

\section*{RLC}

\section*{Rotate Left Through Carry}
\[
\text { ( n1 flag2 } \rightarrow \text { n3 flag4 ) }
\]

Encoding:
\[
0 x B B \quad 4 \text { cycles }
\]

\section*{Operation:}

Perform a one-bit rotate left, using flag2 as the carry-in value (true or false), and \(n 1\) as the input number. If flag2 is true, a 1 is rotated into \(n 1\), otherwise a 0 is rotated into \(n 1\). flag4 is set to true if the bit rotated out of \(n 1\) (i.e. bit 31 of \(n 1\) ) is 1 , otherwise flag4 is set to zero. The carry flag participates as a 33 rd bit in the rotation.

\section*{Implementation:}
```

opcode: RLC
0: SOURCE=DS ALU=B JMP=01Z ;;
2: ( cin <>0 ) ALU=A+A+1 JMP=001 ;;
3: ( cin = 0 ) ALU=A+A JMP=001 ;;
1: SOURCE=DHI DEST=DS JMP=10C ;;
4: ( cout = 0 ) ALU=0 DECODE ;
5: ( cout <>0 ) ALU=-1 DECODE ;;

```

\section*{ROLL}

\section*{Get Nth On Stack \\ ( n.m n.x ... n. 1 m \(\rightarrow\) n.x ... n. 1 n.m )}

Operation:
\[
0 \times 1 \mathrm{D} \quad 5+2^{*} \mathrm{~m} \text { cycles }
\]

\section*{Operation:}

Moves the mth value from the data stack to the top of stack. <PICK> is a primitive that does not check for stack underflow, nor for negative input numbers.

\section*{Notes:}

> " \(0<\) ROLL \(>\) " and " \(1<\) ROLL>" are no-ops. " \(1<\) ROLL \(>\) " is equivalent to "SWAP". " 2 \(<\) ROLL \(>\) " is equivalent to "ROT".

This primitive is dangerous in an environment where stack memory is being spilled into program memory. It will not check to see if the input \(m\) is too deep in the stack, nor will it generate a stack underflow interrupt if \(m\) is big enough to cause a wrap-around back into the active stack space.

\section*{Implementation:}
```

opcode: <ROLL>
0: SOURCE=DP DEST=DLO ;;
( Roll loop )
1: DS-FROM-DHI
SOURCE=DS DHI[1] ALU=B JMP=01Z ;;
2: INC[DP] DHI[0] ALU=A-1 JMP=001 ;;

```
( Done with loop )
3: SOURCE=DLO DEST=DP ; ;
4: ; ;
5: SOURCE=DHI[1] DHI[0] ALU=B INC[DP] DECODE ; ;

\section*{ROT}

\section*{Get Third Stack Element \\ ( \(\mathrm{n} 1 \mathrm{n} 2 \mathrm{n} 3 \rightarrow \mathrm{n} 2 \mathrm{n} 3 \mathrm{n} 1\) )}

Encoding:
\[
0 \times 43 \quad 3 \text { cycles }
\]

Operation:
Rotate the third stack element n 1 to the top.

\section*{Implementation:}
opcode: ROT
0 : SOURCE=DS INC[DP] DHI[1] ALU=B ; ;
1: DHI[1] DS-FROM-DHI
SOURCE=DS ALU=B; ;
2: DEC[DP] DHI[0] DS-FROM-DHI SOURCE=DHI[1] \(A L U=B \quad D E C O D E ;\);

\section*{RP!}

\section*{Put Return Stack Pointer}
\[
(n 1 \rightarrow)
\]

Encoding:
0x0F \(\quad 3\) cycles

\section*{Operation:}

Store the lowest six bits of n in the hardware return stack pointer.

Notes:
Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
opcode: RP!
0: SOURCE=DHI DEST=RP ; ;
1: ; ;
2: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{RP@}

\section*{Get Return Stack Pointer \\ \[
\text { ( } \rightarrow \mathrm{n} 1 \text { ) }
\]}

Encoding:
\[
0 \times 10 \quad 2 \text { cycles }
\]

Operation:
Get \(n\), the six-bit return stack pointer value.
Notes:
Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
opcode: RP@
0: SOURCE=RP DEST=DLO ; ;
1: DEC[DP] DS-FROM-DHI SOURCE=DLO ALU=B DECODE ; ;

\section*{RPLIM!}

\section*{Put RP Limit}
( \(\mathrm{n} 1 \rightarrow\) )

\section*{Encoding: \\ \(0 \times 64 \quad 2\) cycles}

Operation:
Store n 1 in the return stack pointer limit register. Bits \(0-5\) of \(n 1\) are stored in the lower limit register, while bits \(16-20\) are stored in the upper limit register. If the value of RP ever exceeds the upper limit register value, or is less than the lower limit register value, a stack overflow/underflow interrupt is generated.
*** Picture here ***

\section*{Implementation:}
```

opcode: RPLIM
0: SOURCE=DHI DEST=RP-LIMIT ;;
1: SOURCE=DS INC[DP] AIU=B DECODE ;

```

\section*{RPLIM@}

\section*{Get RP Limit Register \\ \[
(\rightarrow \mathrm{n} 1)
\]}

Encoding:
\[
0 x 65 \quad 2 \text { cycles }
\]

\section*{Operation:}

Fetch n 1 from the return stack pointer limit register. Bits 0-5 of n 1 are from the lower limit register, while bits \(16-20\) are from the upper limit register.
*** Picture here \({ }^{* * *}\)

\section*{Implementation:}

\section*{opcode: RPLIM@}

0: DEC[DP] DS-FROM-DHI
SOURCE=RP-LIMIT \(A L U=B\);
1: DECODE ; ;

\section*{RRC}

\section*{Rotate Right Carry \\ ( n 1 flag2 \(\rightarrow\) n3 flag4 )}

\section*{Encoding:}
\[
0 x B C \quad 4 \text { cycles }
\]

\section*{Operation:}

Perform a one-bit rotate right, using flag2 as the carry-in value (true or false), n 1 as the input number, and \(n 3\) as the output number. If flag2 is true, a 1 is rotated into \(n 1\), otherwise a 0 is rotated into n1. flag4 is set to true if the bit rotated out of \(n 1\) (i.e. bit 0 of \(n 1\) ) is 1 , otherwise flag4 is set to zero. In this opcode the carry flag acts as a 33 rd bit for the rotation.

\section*{Implementation:}
```

opcode: RRC
0: SOURCE=DS ALU=B DEST=DLO JMP=01Z ;;
2: ( cin <>0 ) CIN=1 SR[ALU] JMP=001 ;;
3:(cin = 0 ) CIN=0 SR[ALU] JMP=001 ; ;
1: SOURCE=DHI DEST=DS JMP=10L ;;
4: ( cout = 0 ) ALU=0 DECODE ; ;
5: ( cout <>0 ) ALU=-1 DECODE ; ;

```

\section*{RTI}

\section*{Return From Interrupt}
\[
\begin{gathered}
(\mathrm{n} 1 \rightarrow) \\
\mathrm{RS}(\text { addr2 } \rightarrow \text { ) }
\end{gathered}
\]

Encoding:
\[
0 \times 44 \quad 4 \text { cycles }
\]

\section*{Operation:}

Return from interrupt. n 1 is written to the config register (it is the user's responsibility to ensure that this clears the desired stack underflow/overflow interrupt bits and clears the interrupt mask if desired). The return stack has a value addr2 that points to the restart address plus 4.

\section*{Implementation:}
```

opcode: RTI
0: SOURCE=RS INC[RP]
ADDR=BUS-4(CYCLE) ;;
: SOURCE=DHI DEST=CONFIG ;;
2: LATCH-INSTRUCTION ;;
3: SOURCE=DS INC[DP] ALU=B
DECODE ;;

```

\section*{S \(>\) D}

\section*{Extend From Single To Double ( \(\mathrm{n} 1 \rightarrow \mathrm{~d} 2\) )}
Encoding: \(0 \times 83 \quad 2\) cycles

Operation:
Sign extend n1, creating d2.

\section*{Implementation:}
opcode: S>D
0 : JMP=01S ; ;
2: DEC[DP] DS-FROM-DHI ALU=0 DECODE ; ;
3: DEC[DP] DS-FROM-DHI ALU=-1 DECODE ; ;

\section*{SBASE!}

\section*{Set SBASE Register ( \(\mathrm{n} 1 \rightarrow\) )}

Encoding:
\[
0 \times 66 \quad 2 \text { cycles }
\]

\section*{Operation:}

Store value n 1 in register SBASE.

\section*{Implementation:}
opcode: SBASE!
0: SOURCE=DHI DEST=SBASE ; ;
1: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{SBASE + !}

\section*{Add To SBASE \\ \[
(n 1 \rightarrow)
\]}

\section*{Encoding: \\ 0xEA 3 cycles}

Operation:
Add the value n 1 to the contents of SBASE, and place the sum back in the SBASE register.
```

Implementation:
opcode: SBASE+
0: SOURCE=SBASE ALU=A+B ; ;
1: SOURCE=DHI DEST=SBASE ; ;
2: SOURCE=DS INC[DP] ALU=B DECODE ;;

```

\section*{SBASE + !}

\section*{Store Indexed With SBASE}
```

( n1 offset2 }->\mathrm{ )

```

Encoding:
0xD6 4 cycles

Operation:
Store value n 1 at address computed by adding offset2 to the value of SBASE.

\section*{Implementation:}
opcode: SBASE+_!
0: SOURCE=DHI ADDR=BUS+SBASE (CYCLE) ; ;
1: SOURCE=DS INC[DP] DEST=RAM-! ; ;
2: ; ;
3: SOURCE=DS INC[DP] \(A L U=B \quad D E C O D E ;\)

\section*{SBASE+_@ \\ Load Indexed With SBASE \\ \[
\text { ( offset1 } \rightarrow \text { n2 ) }
\]}
```

Encoding:
0xD5 4 cycles

```

\section*{Operation:}

Fetch value n2 from address computed by adding offset1 to the value of SBASE.
```

Implementation:
opcode: SBASE+_e
0: SOURCE=DHI ADDR=BUS+SBASE(CYCLE) ;;
1: ;;
2: ;:
3: SOURCE=RD ALU=B DECODE ;

```

\section*{SBASE@}

\section*{Get From SBASE}
\[
(\rightarrow n 1)
\]

Encoding:
\(0 x 67 \quad 2\) cycles

Operation:
Fetch the value n 1 from register SBASE

\section*{Implementation:}
opcode: SBASE@
0: DEC[DP] DS-FROM-DHI
SOURCE=SBASE \(\quad \mathrm{ALU}=\mathrm{B} ; ;\)
1: DECODE ;

\section*{SP!}

\section*{Put Data Stack Pointer \\ \[
(n 1 \rightarrow)
\]}

\section*{Encoding: \\ 0x0D \(\quad 3\) cycles}

\section*{Operation:}

Store the lowest six bits of \(n 1\) in the hardware data stack pointer.
```

Implementation:
opcode: SP!
0: SOURCE=DHI DEST=DP ;;
1: ;;
2: SOURCE=DS INC[DP] ALU=B
DECODE ;;

```

\section*{SP@}

\section*{Get Data Stack Pointer}
\[
(\rightarrow n 1)
\]

Encoding:
\[
0 x 0 \mathrm{E} \quad 2 \text { cycles }
\]

Operation:
Get n 1 , the six-bit data stack pointer value.

\section*{Implementation:}
opcode: SPe
0: SOURCE=DP DEST=DLO ;
1: DEC[DP] DS-FROM-DHI SOURCE=DLO ALU=B DECODE ; ;

\section*{SPLIM!}

\section*{Get Data Stack Pointer Limits}
\[
(n 1 \rightarrow)
\]

\section*{Encoding: \\ \[
0 \times 5 \mathrm{E} \quad 2 \text { cycles }
\]}

Operation:
Store n1 in the data stack pointer limit register. Bits 0-5 of n 1 are stored in the lower limit register, while bits \(16-20\) are stored in the upper limit register. If the value of DP ever exceeds the upper limit register value, or is less than the lower limit register value, a stack overflow/underflow interrupt is generated.
** PICTURE **

\section*{Implementation:}

\section*{opcode: SPLIM!}

0 : SOURCE=DHI DEST=DP-LIMIT ;
1: SOURCE=DS INC[DP] ALU=B DECODE ; ;

\section*{SPLIM@}

\section*{Put Data Stack Pointer Limit}
\[
\text { ( } \rightarrow \text { n1 ) }
\]

Encoding:
\[
0 \times 5 \mathrm{~F} \quad 2 \text { cycles }
\]

Operation:
Fetch n 1 from the data stack pointer limit register. Bits \(0-5\) of \(n 1\) are from the lower limit register, while bits \(16-20\) are from the upper limit register.
** PICTURE **

\section*{Implementation:}
opcode: SPLIM@
0: DEC[DP] DS-FROM-DHI
\[
\text { SOURCE=DP-LIMIT } \quad A L U=B \quad ; ;
\]

1: DECODE ; ;

\section*{STORE_DS}

\section*{Streamed Write Data Stack}
( n. 1 n. 2 ... n.count addr1 ncount2 \(\rightarrow\) )

\author{
Encoding: \\ \(0 x \mathrm{DD} \quad 3+3^{*}\) count cycles
}

\section*{Operation:}

Write ncount2 consecutive words, starting *backwards* at memory location addr1, from the data stack. This is a streamed data stack store with auto-decrement.

\section*{Implementation:}
```

opcode: STORE DS
0: SOURCE=DS INC[DP] DEST=DBASE
DHI[1] ALU=0 ;;
(count in DHI[0], offset in DHI[1] )
1: SOURCE=DHI[1]
ADDR=BUS+DBASE (CYCLE) ;;
( Loop for fetching )
2: SOURCE=DS INC[DP] DEST=RAM-!
DHI[0] ALU=A-1 ; ;
3: SOURCE=4 DHI[1] ALU=A-B JMP=10Z ; ;
4: SOURCE=DHI[1] ADDR=BUS+DBASE (CYCLE)
JMP=010 ; ;
( Finish up )
5: SOURCE=DS INC[DP] ALU=B DECODE ; ;

```

\section*{STORE_RS}

\section*{Streamed Write Return Stack}
( addr1 ncount2 \(\rightarrow\) )
(RS: n. 1 n. 2 ... n.count \(\rightarrow\) )
Encoding:
\[
0 \times \mathrm{DE} \quad 3+3^{*} \text { count cycles }
\]

\section*{Operation:}

Write ncount2 consecutive words, starting *backwards* at memory location addr1, from the return stack. This is a streamed return stack store with auto-decrement.

\section*{Notes:}

Do not combine this opcode with a CALL or EXIT instruction.

\section*{Implementation:}
opcode: STORE_RS
0: SOURCE=DS INC[DP] DEST=DBASE DHI[1] ALU=0 ; ;
( Count in DHI[0], offset in DHiI[1] )
1: SOURCE=DHI[1]
ADDR=BUS+DBASE (CYCLE ) ; ;
( Loop for fetching )
2: SOURCE=RS INC[RP] DEST=RAM-!
DHI[0] \(A U U=A-1\); ;
3: SOURCE=4 DHI[1] \(A L U=A-B \quad J M P=10 Z\); ;
4: SOURCE=DHI[1] ADDR=BUS+DBASE (CYCLE)
\(J M P=010 ; ~ ;\)
```

( Finish up )
5: SOURCE=DS INC[DP] ALU=B DECODE ;;

```

\section*{SWAP}

\section*{Get Second On Stack}
( \(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 2 \mathrm{n} 1\) )
Encoding:
\begin{tabular}{ll}
\(0 \times 45\) & 2 cycles \\
\(0 \times 46\) & 1 cycles (2OPS format)
\end{tabular}

Operation:
Swap the top two stack elements.

\section*{Implementation:}
opcode: SWAP
0: SOURCE=DS ALU=B DS-FROM-DHI ; ;
1: DECODE ; ;
opcode: SWAP_FAST
0: SOURCE=DS ALU=B DS-FROM-DHI DECODE ; ;

\section*{SWAP!}

\section*{Reversed Store \\ ( addr1 n2 \(\rightarrow\) )}

\section*{Encoding: \\ 0xE6 4 cycles}

\section*{Operation:}

Store n 2 at address addr1.
Implementation:
opcode: SWAP
0 : SOURCE=DS
ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DHI DEST=RAM-! ; ;
2: ; ;
3: SOURCE=DS INC[DP] ALU=B DECODE

\section*{SWAP_-}

\section*{Reverse Subtract \\ \[
(n 1 \text { n2 } \rightarrow n 3 \text { ) }
\]}

Encoding:
0xE7 2 cycles

Operation:
Subtract n1 from n2, giving n3.
Implementation:
opcode: SWAP_-
0 : SOURCE=DS INC[DP] \(A L U=A-B\); ;
1: DECODE ; ;

\section*{SWAP - !}

Store With Subtracted Index
( n 1 n 2 addr3 \(\rightarrow\) )
Encoding:
\(0 x F D \quad 5\) cycles

\section*{Operation:}

Subtract offset n2 from addr3, then store n1 at the resulting address.

\section*{Implementation:}
opcode: SWAP___!
0: SOURCE=DS INC[DP] ALU=A-B ; ;
1: SOURCE=DHI
ADDR=BUS+0 (CYCLE) ;
2: SOURCE=DS INC[DP] DEST=RAM-! ; ;
3: ; ;
4: SOURCE=DS INC[DP] ALU=B
DECODE ; ;

\section*{SWAP_-@}

Load With Subtracted Index
( n 1 addr2 \(\rightarrow\) n3)

\section*{Encoding:}
\[
0 \times F 7 \quad 5 \text { cycles }
\]

\section*{Operation:}

Subtract offset n1 from addr2, then fetch n3 from the resulting address.

\section*{Implementation:}
opcode: SWAP___@
0 : SOURCE=DS INC[DP] \(A L U=A-B\);
1: SOURCE=DHI ADDR=BUS+0(CYCLE) ;
2: ; ;
3: ; ;
4: SOURCE=RD \(A L U=B \quad D E C O D E\); ;

\section*{SWAP _ C!}

\section*{Store Character With Subtracted Index}
```

( c1 n2 addr3 }->\mathrm{ )

```

Encoding:
\[
0 \times F E \quad 5 \text { cycles }
\]

\section*{Operation:}

Subtract offset n 2 from addr3, then store c 1 at the resulting address.

\section*{Implementation:}
```

opcode: SWAP___C!
0: SOURCE=DS INC[DP] ALU=A-B ;:
1: SOURCE=DHI
ADDR=BUS+O (CYCLE) ; ;
2: SOURCE=DS INC[DP] DEST=RAM-C! ; ;
3: ;;
4: SOURCE=DS INC[DP] ALU=B
DECODE ; ;

```

\section*{SWAP_-C@}

\section*{Load Character With Subtracted Index}
            ( n 1 addr2 \(\rightarrow \mathrm{c} 3\) )

Encoding:
```

0xF8
5 cycles

```

\section*{Operation:}

Subtract offset n1 from addr2, then fetch c3 from the resulting address.

\section*{Implementation:}
```

opcode: SWAP _ c@
0: SOURCE=DS INC[DP] ALU=A-B ; ;
1: SOURCE=DHI ADDR=BUS+0 (CYCLE) ;;
2: RAM-C@ ;:
3: ; ;
4: SOURCE=RD ALU=B DECODE ;;

```
```

ROT_+
Get Second On Stack, Add Immediate
( $\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 2 \mathrm{n} 3$ ) Immediate

```
Encoding:
    \(0 \mathrm{xC} 2 /\) lit \(\quad 2\) cycles
Operation:

Add the compiled instruction literal field to n1, leaving n3. Note that n2 moves from the top of the stack to the second element on the stack.

\section*{Implementation:}
```

opcode: LIT_ROT_+
0: DS-FROM-DHI
SOURCE=DS ALU=B ;;

```
1: SOURCE=LIT ALU=A+B DECODE ;

\section*{SWAP_OVER!}

\section*{Store (Non-Destructive)}
        ( n 1 addr2 \(\rightarrow\) addr2 )

Encoding:
\[
0 x A A \quad 4 \text { cycles }
\]

Operation:
Store the value n 1 at location addr2, without destroying addr2.

\section*{Implementation:}
opcode: SWAP_OVER_!
0 : SOURCE=DHI
ADDR=BUS+0 (CYCLE) ; ;
1: SOURCE=DS INC[DP] DEST=RAM-! ;
2: ; ;
3: DECODE ; ;

\section*{TEST_AND_SET}
\[
\begin{gathered}
\text { Test And Set } \\
(\mathrm{n} 1 \text { addr2 } \rightarrow \mathrm{n} 3 \text { tflag ) } \\
\quad . . \rightarrow \text { fflag ) }
\end{gathered}
\]

\section*{Encoding:}
\[
0 x C A \quad 7 \text { cycles }
\]

\section*{Operation:}

Fetch the value n3 from word addr2, then perform a logical OR with n1, and write the result back to addr2. If any of the bits set in n 1 were already set at location addr2, return n3 and a true flag. If none of the bits set in n 1 were set at location addr2 before the OR operation, return a false flag. The operation is atomic, using the read/modify/write bus protocol. Useful as a synchronization instruction.

\section*{Implementation:}
```

opcode: TEST_AND_SET
0: SOURCE=DHI ADDR=BUS+0 (CYCLE) ;:
1: RAM-RMW SOURCE=DS DHI[1] AUU=B ; ;
2: SOURCE=DS INC[DP] ALU=B ; ;
3: SOURCE=RD DEST=DLO ALU=AORB
CYCLE-RAM ; ;
4: SOURCE=DHI DEST=RAM-! ; ;
5: SOURCE=DLO DHI[1] ALU=AandB ;
6:SOURCE=DLO ALU=B INC[MPC] JMP=11Z ;
next opcode
6: SOURCE=DHI DEC[DP] DEST=DS
ALU=-1 DECODE ; ;

```

\section*{TEST_UNDER_MASK}

\section*{Test Under Mask \\ ```
( n1 n2 -> flag3 )
```}

\section*{Encoding: \\ 0xC7 3 cycles}

Operation:
Test value n1 under mask n2. Returns a true flag if n1 AND n2 is non-zero, otherwise returns a false flag. In other words, a true flag is returned if any of the bits set in n 1 correspond to set bits of n 2 .

\section*{Implementation:}
```

opcode: TEST_UNDER_MASK
0: SOURCE=DS INC[DP] ALU=AandB ;
1: JMP=01Z ;;
2: ALU=-1 DECODE ;:
3: ALU=0 DECODE ; ;

```

\section*{TRUE}

\section*{Push True Flag \\ \[
(\rightarrow-1)
\]}

Encoding:
\(0 x 13 \quad 2\) cycles

Operation:
Push the value -1 on the stack. -1 is the "true" flag value for the machine.

\section*{Implementation:}
opcode: TRUE
0: DEC[DP] DS-FROM-DHI ALU=-1 ; ;
1: DECODE ; ;

\section*{TUCK}

Put Top As Second (Non-Destructive) ( \(\mathrm{n} 1 \mathrm{n} \mathbf{n} \rightarrow \mathrm{n} \mathbf{n} \mathbf{n 1} \mathrm{n} 2\) )

Encoding:
\[
0 \times 79 \quad 2 \text { cycles }
\]

\section*{Operation:}

Copy the top stack element n2 under the second stack element n1.
```

Implementation:
opcode: TUCK
0: SOURCE=DS ALU=B DS-FROM-DHI ;;
1: SOURCE=DS ALU=B
DEC[DP] DS-FROM-DHI DECODE ;;

```

\section*{U >}

\section*{Test For Unsigned Greater Than \\ ( u1 u2 \(\rightarrow\) flag3 )}

\section*{Encoding:}
\(0 x 47 \quad 3\) cycles

\section*{Operation:}

Perform an unsigned comparison of \(u 1\) to \(u 2\), returning a true flag3 only if \(u 1>u 2\) is satisfied.
```

Implementation:
opcode: U>
0: SOURCE=DS INC[DP] ALU=A-B ;;
( if A-B results in borrow, then true )
1: JMP=01C ;
2: ALU=0 DECODE ;;
3: ALU=-1 DECODE ;;

```

\section*{UDNORMALIZE}

\section*{Unsigned Double Precision Normalize}
( dmant1 exp1 \(\rightarrow\) dmant2 exp2 )
```

Encoding:
0xDA }\quad5+2*x\mathrm{ cycles

```
Operation:

Normalize dmant1 so that its most significant 1 bit is in bit position 63, giving dmant2. Add one to exp1 for every right shift required for normalization, subtract one from exp1 for every left shift required for normalization, giving exp2.

\section*{Notes:}

Does not check for zero input, and will infinitely loop if given one.

\section*{Implementation:}
```

opcode: UDNORMALIZE

```
( shifts left until high bit set, then shifts right
    one bit, )
( to normalize top bit in bit 30 position.)
( DOES *NOT* check for zero input )
( Exponent in DHIO, Mantissa in DHI1)
0 : SOURCE=DS INC[DP] DHI[1] ALU=B ; ;
( Perform zero check \& pre-adjust
        exponent )
1: SOURCE=DS DEST=DLO DHI[0] ALU=A+1
    JMP=10S ; ;
( Normalization loop )
```

2: DHI[0] ALU=A-1 JMP=10S ; ;
4: DHI[1] ALU=A SL[ALU] SL[DLO]
JMP=010 ;;
( Done, unshift )
5: DHI[1] CIN=0 SR[ALU] SR[DLO] ;;
6: SOURCE=DLO DEST=DS ;;
7: SOURCE=DHI[1] DEC[DP] DEST=DS
DECODE ;;

```

\section*{UM*}

\section*{Unsigned Multiply \\ ( u1 u2 \(\rightarrow\) ud3)}

\section*{Encoding:}
\[
0 \times 48 \quad 36 \text { cycles }
\]

\section*{Operation:}

Perform a \(32 \times 32\) bit unsigned multiply, giving a 64 bit unsigned product.

\section*{Implementation:}
```

opcode: UM*
( Multiplier in DS, Multiplicand in DLO )
( DHI initialized to 0 )
0: SOURCE=DHI DEST=DLO ALU=0 ; ;
( Initial bit shifts )
1: SR[DLO] ;;
2: SR[DLO] JMP=10L ;;
( Every pair of microinstructions does one bit)
4: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=11L ; ;
5: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=11L ; ;
6: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
7: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
next opcode: ( bits 2-5 )
0: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=01L ; ;
1: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=01L ; ;

```
```

2: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=10L ;;
3: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=10L ; ;
4: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=11L ; ;
5: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=11L ; ;
6: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=OOL INC[MPC] ;;
7: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=0OL INC[MPC] ; ;
next opcode: ( bits 6-9 )
0: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=01L ; ;
1: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=01L ; ;
2: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=10L ; ;
3: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=10L ; ;
4: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=11L ; ;
5: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=11L ; ;
6: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=0OL INC[MPC] ; ;
7: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=OOL INC[MPC] ;;
next opcode: ( bits 10-13 )
0: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=01L ; ;
1: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=01L ; ;
2: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=10L ; ;
3: MULTIPLY-STEP ALU=A+B

```

SR[ALU] SR[DLO] JMP=10L ; ;
4: MULTIPLY-STEP ALU=A+0 SR[ALU] SR[DLO] JMP=11L ; ;
5: MULTIPLY-STEP ALU=A+B SR[ALU] SR[DLO] JMP=11L ; ;
6: MULTIPLY-STEP ALU=A+0 SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
7: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
next opcode: ( bits 14-17 )
\(0:\) MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=01L ; ;
1: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=01L ; ;
2: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=10L ; ;
3: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=10L ; ;
4: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=11L ; ;
5: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=11L ; ;
6: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
7: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
next opcode: ( bits 18-21)
0 : MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=01L ; ;
1: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=01L ; ;
2: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=10L ; ;
3: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=10L ; ;
4: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=11L ; ;

5: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=11L ; ;
6: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
7: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
next opcode: ( bits 22-25 )
0 : MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=01L ; ;
1: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=01L ; ;
2: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=10L ; ;
3: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=10L ; ;
4: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=11L ; ;
5: MULTIPLY-STEP ALU=A+B SR[ALU] SR[DLO] JMP=11L ; ;
6: MULTIPLY-STEP ALU=A+0 SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
7: MULTIPLY-STEP ALU=A+B SR[ALU] SR[DLO] JMP=00L INC[MPC] ; ;
next opcode: ( bits 26-29)
0 : MULTIPLY-STEP ALU=A+0 SR[ALU] SR[DLO] JMP=01L ; ;
1: MULTIPLY-STEP ALU=A+B SR[ALU] SR[DLO] JMP=01L ; ;
2: MULTIPLY-STEP ALU=A+0 SR[ALU] SR[DLO] JMP=10L ; ;
3: MULTIPLY-STEP ALU=A+B SR[ALU] SR[DLO] JMP=10L ; ;
4: MULTIPLY-STEP ALU=A+0 SR[ALU] SR[DLO] JMP=11L ; ;
5: MULTIPLY-STEP ALU=A+B SR[ALU] SR[DLO] JMP=11L ; ;
6: MULTIPLY-STEP ALU=A+0
```

    SR[ALU] SR[DLO] JMP=00L INC[MPC] ;;
    7: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=00L INC[MPC] ;;
next opcode: ( bits 30-31 )
0: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=01L ;;
1: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=01L ;;
2: MULTIPLY-STEP ALU=A+0
SR[ALU] SR[DLO] JMP=100 ;;
3: MULTIPLY-STEP ALU=A+B
SR[ALU] SR[DLO] JMP=100 ;;
SOURCE=DLO
DECODE ;;

```
                            DEST=DS

\section*{UM/MOD}

\section*{Unsigned Division}
( uddivdnd undivsr \(\rightarrow\) unrem unquot )

\section*{Encoding:}
\[
0 \times 51 \quad 37 \text { cycles }
\]

\section*{Operation:}

Perform a 64/32 bit unsigned division, giving a 32 bit unsigned remainder and a 32 bit unsigned quotient.

\section*{Implementation:}
```

opcode: UM/MOD
( DHI:DLO is dividend, DS is divisor )
0 : SOURCE=DS INC[DP] DHI[1] ALU=B ;
1: DS-FROM-DHI
DHI[0]
SOURCE=DS DEST=DLO ; ;
( Initial subtraction )
2: DIVIDE DHI[1] DEST=DHI[0] SL[ALU] SL[DLO]
; ;
( Iterated step-divisions bits 0-4 )
3: DIVIDE SL[DLO] SL[ALU] ; ;
4: DIVIDE SL[DLO] SL[ALU] ;;
5: DIVIDE SL[DLO] SL[ALU] ; ;
6: DIVIDE SL[DLO] SL[ALU] ;;
7: DIVIDE SL[DLO] SL[ALU]
INC[MPC] JMP=000 ; ;
next opcode ( bits 5-12 )
0 : DIVIDE SL[DLO] SL[ALU] ; ;
1: DIVIDE SL[DLO] SL[ALU] ; ;
2: DIVIDE SL[DLO] SL[ALU] ; ;
3: DIVIDE SL[DLO] SL[ALU] ; ;

```
\begin{tabular}{|c|c|c|c|}
\hline 4: DIVIDE & SL [ DLO ] & SL [ ALU ] & ; ; \\
\hline 5: DIVIDE & SL [DLO] & SL [ALU] & ; ; \\
\hline 6: DIVIDE & SL [DLO] & SL [ ALU ] & ; \\
\hline 7: DIVIDE & SL [DLO] & SL [ ALU] & \\
\hline \multicolumn{4}{|c|}{INC[MPC] JMP=000 ; ;} \\
\hline \multicolumn{4}{|l|}{next opcode ( bits 13-20)} \\
\hline 0: DIVIDE & SL[DLO] & SL [ ALU ] & ; ; \\
\hline 1: DIVIDE & SL [DLO] & SL[ALU] & ; \(;\) \\
\hline 2: DIVIDE & SL [DLO ] & SL [ ALU] & ; ; \\
\hline 3: DIVIDE & SL [DLO] & SL [ ALU] & ; \(;\) \\
\hline 4: DIVIDE & SL [DLO] & SL [ ALU ] & ; ; \\
\hline 5: DIVIDE & SL [DLO] & SL [ ALU ] & ; ; \\
\hline \(6:\) DIVIDE & SL [DLO] & SL [ALU] & ; \\
\hline 7 : DIVIDE & SL [DLO] & SL [ALU] & \\
\hline \multicolumn{4}{|c|}{INC[MPC] JMP=000 ;} \\
\hline \multicolumn{4}{|l|}{next opcode ( bits 21-28)} \\
\hline 0: DIVIDE & SL [DLO] & SL [ ALU ] & ; \\
\hline 1: DIVIDE & SL [DLO] & SL[ALU ] & ; \\
\hline 2: DIVIDE & SL [DLO] & SL [ ALU] & ; \\
\hline 3: DIVIDE & SL [DLO] & SL [ ALU ] & ; \\
\hline 4: DIVIDE & SL [DLO] & SL [ ALU ] & ; \\
\hline 5: DIVIDE & SL [DLO] & SL [ ALU ] & ; \\
\hline 6: DIVIDE & SL [DLO] & SL [ ALU] & ; \\
\hline 7 : DIVIDE & SL [DLO] & SL [ ALU ] & \\
\hline \multicolumn{4}{|c|}{INC[MPC] JMP=000 ; ;} \\
\hline \multicolumn{4}{|l|}{next opcode ( bits 29-31 )} \\
\hline 0: DIVIDE & SL [DLO] & SL [ ALU ] & ; ; \\
\hline 1: DIVIDE & SL [ DLO] & SL [ ALU ] & ; ; \\
\hline 2: DIVIDE & SL [DLO] & ; ; & \\
\hline \multicolumn{4}{|l|}{( Final divide step is implicit )} \\
\hline \multicolumn{4}{|l|}{3: SOURCE=DS ;} \\
\hline \multicolumn{2}{|l|}{4: DS-FROM-DHI SO} & URCE=DLO & \\
\hline \multicolumn{2}{|r|}{\(A L U=B \quad D\)} & ECODE ; & \\
\hline
\end{tabular}

\section*{UNORMALIZE}

\section*{Unsigned Normalize \\ ( mant1 exp1 \(\rightarrow\) mant2 exp2 )}

Encoding:
\[
0 x D 9 \quad 3 / 5+2 * N \text { cycles }
\]

Operation:
Normalize mant1 so that its most significant 1 bit is in bit position 30, giving mant2. Add one to exp1 for every right shift required for normalization, subtract one from exp1 for every left shift required for normalization, giving exp2. Takes 3 clock cycles if the input is zero.

\section*{Implementation:}
opcode: UNORMALIZE
( shifts left until high bit set, then shifts right one bit to normalize top bit in bit 30 position. )
( Exponent in DHIO, Mantissa in DHI1 )
0 : SOURCE=DS DHI[1] ALU=B ; ;
( Perform zero check \&
pre-adjust exponent )
```

1: DHI[1]
JMP=01Z ; ;

```

2: DHI[0] ALU=A+1. JMP=10S; ;
( Normalization loop )
7: DHI[0] ALU=A-1 JMP=10S ; ;
4: DHI[1] ALU=A+A JMP=111; ;
( Done, unshift )
```

5: DHI[1] CIN=0 SR[ALU] ;;
6: SOURCE=DHI[1] DEST=DS DECODE ;
( zero input - force clean zero )
3: ALU=O DECODE ;;

```

\section*{WAIT}

\section*{Wait For Interrupt}
\((\rightarrow)\)

\section*{Encoding:}
\(0 x 68 \quad 2\) or more cycles

\section*{Operation:}

Halt until an unmasked interrupt is recognized, then continue.

Implementation:
opcode: WAIT
0: JMP=00P
1: DECODE ; ;

\section*{WFILL}

\section*{Fill Memory \\ ( addr1 count 2 n3 \(\rightarrow\) )}

\section*{Encoding:}
\[
0 \times 8 \mathrm{D} \quad 4+3^{*} \text { count cycles }
\]

Operation:
Fill count2 words of memory with value n3, starting at address addr1 and counting up.

\section*{Notes:}

Destroys value in the DBASE register.

\section*{Implementation:}
opcode: WFILL
```

( DHI[1] = OFFSET \& COUNT*4 )
0: SOURCE=0 DEST=DLO DHI[1] ALU=-1 ; ;
1: SOURCE=DS INC[DP]
DHI[1] ALU=A+B SL[ALU] JMP=111;;
7: SOURCE=DS INC[DP] DEST=DBASE
DHI[1] ALU=A+A JMP=010;;
( Store words )
2: SOURCE=DHI[1] ADDR=BUS+DBASE(CYCLE)
JMP=100;;
4: SOURCE=DHI[0] DEST=RAM-! DHI[1] ; ;
5: SOURCE=4 DHI[1] ALU=A-B
JMP=01Z ; ;
3: SOURCE=DS INC[DP] ALU=B DECODE ; ;

```

\section*{XOR}

\section*{Exclusive Or \\ ( \(\mathrm{n} 1 \mathrm{n} 2 \rightarrow \mathrm{n} 3\) )}

Encoding:
\begin{tabular}{ll}
\(0 \times 56\) & 2 cycles \\
\(0 \times 57\) & 1 cycle (2OPS format)
\end{tabular}

\section*{Operation:}

Perform a bitwise logical eXclusive OR function on n 1 and n 2 , returning n 3 .

\section*{Implementation:}

\section*{opcode: XOR}

0: SOURCE=DS INC[DP] ALU=AxOrB ;i;
1: DECODE ; ;
opcode: XOR FAST
\(0: ~ S O U R C E=D \bar{S}\) INC[DP]
ALU=AxorB DECODE; ;```

