Digital Signal Processing Hardware

From James Hoe

(Difference between revisions)
Jump to: navigation, search
Revision as of 22:23, 29 July 2009
Admin (Talk | contribs)

← Previous diff		 Revision as of 00:56, 1 November 2009
Admin (Talk | contribs)

Next diff →
Line 1: Line 1:
This research develops a domain-specific hardware synthesis framework for digital signal processing (DSP) computations. By incorporating domain-specific knowledge of mathematics and algebra into a synthesis tool, the proposed framework can manipulate a math-level transform description to optimize a DSP transform implementation at the algorithmic and architectural design level. This research is a part of the [http://www.spiral.net SPIRAL] project. This research is in part supported by NSF through an ITR Award and by DARPA through the DESA program. This research develops a domain-specific hardware synthesis framework for digital signal processing (DSP) computations. By incorporating domain-specific knowledge of mathematics and algebra into a synthesis tool, the proposed framework can manipulate a math-level transform description to optimize a DSP transform implementation at the algorithmic and architectural design level. This research is a part of the [http://www.spiral.net SPIRAL] project. This research is in part supported by NSF through an ITR Award and by DARPA through the DESA program.
-* '''Automatic Generation of Streaming Datapaths for Arbitrary Fixed Permutations'''. Peter A. Milder, James C. Hoe and Markus Pueschel. Design, Automation and Test in Europe (DATE), April 2009. ([http://www.ece.cmu.edu/~jhoe/distribution/2009/date09.pdf pdf])+* '''Real Time Stereo Vision Using Exponential Step Cost Aggregation on GPU'''. W. Yu, T. Chen, J. C. Hoe. International Conference on Image Processing (ICIP), November 2009.
-* '''Permuting Streaming Data Using RAMs'''. Markus Pueschel, Peter A. Milder and James C. Hoe. Journal of the ACM (JACM), Volume 56 , Issue 2, April 2009. ([http://portal.acm.org/ft_gateway.cfm?id=1502799&type=pdf&coll=ACM&dl=ACM&CFID=39346316&CFTOKEN=69876564 pdf])+* '''Real-Time FPGA-Based 21.4GS/s Optical OFDM Transmitter'''. Y. Benlachtar, P. M. Watts, R. Bouziane, P. A. Milder, D. Rangaraj, A. Cartolano, R. Koutsoyannis, J. C. Hoe, M. Püschel and R. I. Killey. Optics Express, Volume 17, Issue 20, pp.17658-17668, September 2009.
-* '''Formal Datapath Representation and Manipulation for Implementing DSP Transforms'''. Peter A. Milder, Franz Franchetti, [[James C. Hoe]], Markus Pueschel. Design Automation Conference (DAC), June 2008. ([http://www.ece.cmu.edu/~jhoe/distribution/2008/dac08.pdf pdf])+* '''21.4 GS/s Real-Time DSP-Based Optical OFDM Signal Generation and Transmission Over 1600 km of Uncompensated Fibre'''. Y. Benlachtar, P. M. Watts, R. Bouziane, P. Milder, R. Koutsoyannis, J. C. Hoe, M. Püschel, M. Glick and R. I. Killey. Proc. European Conference and Exhibition on Optical Communication Conference, September 2009. (Post Deadline Session)
-* '''Time-Multiplexed Multiple Constant Multiplication'''. Peter Tummeltshammer, [[James C. Hoe]], and Markus Pueschel. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Volume 26, Number 9, September 2007. ([http://ieeexplore.ieee.org/iel5/43/4294026/04294045.pdf?tp=&arnumber=4294045&isnumber=4294026 pdf])+* '''Automatic Generation of Streaming Datapaths for Arbitrary Fixed Permutations'''. P. A. Milder, J. C. Hoe and M. Pueschel. Design, Automation and Test in Europe (DATE), April 2009. ([http://www.ece.cmu.edu/~jhoe/distribution/2009/date09.pdf pdf])
-* '''Generating FPGA-Accelerated DFT Libraries'''. Paolo D'Alberto, Franz Franchetti, Peter A. Milder, Aliaksei Sandryhaila, [[James C. Hoe]], Jeremy Johnson, Jose M. F. Moura and Markus Pueschel. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), April 2007. ([http://www.ece.cmu.edu/~jhoe/distribution/2007/fccm07.pdf pdf])+* '''Permuting Streaming Data Using RAMs'''. M. Pueschel, P. A. Milder and J. C. Hoe. Journal of the ACM (JACM), Volume 56 , Issue 2, April 2009. ([http://portal.acm.org/ft_gateway.cfm?id=1502799&type=pdf&coll=ACM&dl=ACM&CFID=39346316&CFTOKEN=69876564 pdf])
-* '''Discrete Fourier Transform Compiler: From Mathematical Representation to Efficient Hardware'''. Peter A. Milder, Franz Franchetti, [[James C. Hoe]], and Markus Pueschel. CSSI Technical Report, No. CSSI 07-01, January 2007. ([http://www.ece.cmu.edu/~pam/papers/dftcomp.pdf pdf])+* '''Formal Datapath Representation and Manipulation for Implementing DSP Transforms'''. P. A. Milder, F. Franchetti, J. C. Hoe, M. Pueschel. Design Automation Conference (DAC), June 2008. ([http://www.ece.cmu.edu/~jhoe/distribution/2008/dac08.pdf pdf])
-* '''Spiral: Joint Runtime and Energy Optimization of Linear Transforms'''. Marek Telgarsky, [[James C. Hoe]], and Jose Moura. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), May 2006. ([http://www.ece.cmu.edu/~jhoe/distribution/2006/icassp06.pdf pdf])+* '''Time-Multiplexed Multiple Constant Multiplication'''. P. Tummeltshammer, J. C. Hoe, and M. Pueschel. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Volume 26, Number 9, September 2007. ([http://ieeexplore.ieee.org/iel5/43/4294026/04294045.pdf?tp=&arnumber=4294045&isnumber=4294026 pdf])
-* ''' Fast and Accurate Resource Estimation of Automatically Generated Custom DFT IP Cores'''. Peter Milder, Mohammad Ahmad, [[James C. Hoe]], and Markus Pueschel. International Symposium on Field Programmable Gate Arrays (FPGA), February 2006. [([http://www.ece.cmu.edu/~jhoe/distribution/2006/fpga06.pdf pdf] and try out the tool [http://www.spiral.net/hardware/dftgen.html dftgen])+* '''Generating FPGA-Accelerated DFT Libraries'''. P. D'Alberto, F. Franchetti, P. A. Milder, A. Sandryhaila, J. C. Hoe, J. Johnson, J. M. F. Moura and M. Pueschel. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), April 2007. ([http://www.ece.cmu.edu/~jhoe/distribution/2007/fccm07.pdf pdf])
-* '''Automatic Generation of Customized Discrete Fourier Transform IPs'''. Grace Nordin, Peter Milder, [[James C. Hoe]], and Markus Pueschel. Design Automation Conference (DAC), June 2005. ([http://www.ece.cmu.edu/~jhoe/distribution/2005/dac05.pdf pdf] and try out the tool [http://www.spiral.net/hardware/dftgen.html dftgen])+* '''Discrete Fourier Transform Compiler: From Mathematical Representation to Efficient Hardware'''. P. A. Milder, F. Franchetti, J. C. Hoe, and M. Pueschel. CSSI Technical Report, No. CSSI 07-01, January 2007. ([http://www.ece.cmu.edu/~pam/papers/dftcomp.pdf pdf])
-* '''Custom Optimized Multiplierless Implementations of DSP Algorithms'''. Markus Pueschel, Adam Zelinski, and [[James C. Hoe]]. International Conference on Computer Aided Design (ICCAD), November 2004. ([http://www.ece.cmu.edu/~jhoe/distribution/2004/iccad04.pdf pdf])+* '''Spiral: Joint Runtime and Energy Optimization of Linear Transforms'''. M. Telgarsky, J. C. Hoe, and J. Moura. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), May 2006. ([http://www.ece.cmu.edu/~jhoe/distribution/2006/icassp06.pdf pdf])
-* '''Multiple Constant Multiplication by Time Multiplexed Mapping of Addition Chains'''. Peter Tummeltshammer, [[James C. Hoe]], and Markus Pueschel. Design Automation Conference (DAC), June 2004. ([http://www.ece.cmu.edu/~jhoe/distribution/2004/dac04.pdf pdf])+* ''' Fast and Accurate Resource Estimation of Automatically Generated Custom DFT IP Cores'''. P. Milder, M. Ahmad, J. C. Hoe, and M. Pueschel. International Symposium on Field Programmable Gate Arrays (FPGA), February 2006. [([http://www.ece.cmu.edu/~jhoe/distribution/2006/fpga06.pdf pdf] and try out the tool [http://www.spiral.net/hardware/dftgen.html dftgen])
 + 
 +* '''Automatic Generation of Customized Discrete Fourier Transform IPs'''. G. Nordin, P. Milder, J. C. Hoe, and M. Pueschel. Design Automation Conference (DAC), June 2005. ([http://www.ece.cmu.edu/~jhoe/distribution/2005/dac05.pdf pdf] and try out the tool [http://www.spiral.net/hardware/dftgen.html dftgen])
 + 
 +* '''Custom Optimized Multiplierless Implementations of DSP Algorithms'''. M. Pueschel, A. Zelinski, and J. C. Hoe. International Conference on Computer Aided Design (ICCAD), November 2004. ([http://www.ece.cmu.edu/~jhoe/distribution/2004/iccad04.pdf pdf])
 + 
 +* '''Multiple Constant Multiplication by Time Multiplexed Mapping of Addition Chains'''. P. Tummeltshammer, J. C. Hoe, and M. Pueschel. Design Automation Conference (DAC), June 2004. ([http://www.ece.cmu.edu/~jhoe/distribution/2004/dac04.pdf pdf])
-* '''Automatic Cost Minimization for Multiplierless Implementations of Discrete Signal Transforms'''. Adam Zelinski, Markus Pueschel, Smarahara Misra, and [[James C. Hoe]]. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), May 2004. ([http://www.ece.cmu.edu/~jhoe/distribution/2004/icassp04.pdf pdf])+* '''Automatic Cost Minimization for Multiplierless Implementations of Discrete Signal Transforms'''. A. Zelinski, M. Pueschel, S. Misra, and J. C. Hoe. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), May 2004. ([http://www.ece.cmu.edu/~jhoe/distribution/2004/icassp04.pdf pdf])
[[Category: Research Areas]] [[Category: Research Areas]]

Revision as of 00:56, 1 November 2009

This research develops a domain-specific hardware synthesis framework for digital signal processing (DSP) computations. By incorporating domain-specific knowledge of mathematics and algebra into a synthesis tool, the proposed framework can manipulate a math-level transform description to optimize a DSP transform implementation at the algorithmic and architectural design level. This research is a part of the SPIRAL project. This research is in part supported by NSF through an ITR Award and by DARPA through the DESA program.

  • Real Time Stereo Vision Using Exponential Step Cost Aggregation on GPU. W. Yu, T. Chen, J. C. Hoe. International Conference on Image Processing (ICIP), November 2009.
  • Real-Time FPGA-Based 21.4GS/s Optical OFDM Transmitter. Y. Benlachtar, P. M. Watts, R. Bouziane, P. A. Milder, D. Rangaraj, A. Cartolano, R. Koutsoyannis, J. C. Hoe, M. Püschel and R. I. Killey. Optics Express, Volume 17, Issue 20, pp.17658-17668, September 2009.
  • 21.4 GS/s Real-Time DSP-Based Optical OFDM Signal Generation and Transmission Over 1600 km of Uncompensated Fibre. Y. Benlachtar, P. M. Watts, R. Bouziane, P. Milder, R. Koutsoyannis, J. C. Hoe, M. Püschel, M. Glick and R. I. Killey. Proc. European Conference and Exhibition on Optical Communication Conference, September 2009. (Post Deadline Session)
  • Automatic Generation of Streaming Datapaths for Arbitrary Fixed Permutations. P. A. Milder, J. C. Hoe and M. Pueschel. Design, Automation and Test in Europe (DATE), April 2009. (pdf)
  • Permuting Streaming Data Using RAMs. M. Pueschel, P. A. Milder and J. C. Hoe. Journal of the ACM (JACM), Volume 56 , Issue 2, April 2009. (pdf)
  • Formal Datapath Representation and Manipulation for Implementing DSP Transforms. P. A. Milder, F. Franchetti, J. C. Hoe, M. Pueschel. Design Automation Conference (DAC), June 2008. (pdf)
  • Time-Multiplexed Multiple Constant Multiplication. P. Tummeltshammer, J. C. Hoe, and M. Pueschel. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Volume 26, Number 9, September 2007. (pdf)
  • Generating FPGA-Accelerated DFT Libraries. P. D'Alberto, F. Franchetti, P. A. Milder, A. Sandryhaila, J. C. Hoe, J. Johnson, J. M. F. Moura and M. Pueschel. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), April 2007. (pdf)
  • Discrete Fourier Transform Compiler: From Mathematical Representation to Efficient Hardware. P. A. Milder, F. Franchetti, J. C. Hoe, and M. Pueschel. CSSI Technical Report, No. CSSI 07-01, January 2007. (pdf)
  • Spiral: Joint Runtime and Energy Optimization of Linear Transforms. M. Telgarsky, J. C. Hoe, and J. Moura. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), May 2006. (pdf)
  • Fast and Accurate Resource Estimation of Automatically Generated Custom DFT IP Cores. P. Milder, M. Ahmad, J. C. Hoe, and M. Pueschel. International Symposium on Field Programmable Gate Arrays (FPGA), February 2006. [(pdf and try out the tool dftgen)
  • Automatic Generation of Customized Discrete Fourier Transform IPs. G. Nordin, P. Milder, J. C. Hoe, and M. Pueschel. Design Automation Conference (DAC), June 2005. (pdf and try out the tool dftgen)
  • Custom Optimized Multiplierless Implementations of DSP Algorithms. M. Pueschel, A. Zelinski, and J. C. Hoe. International Conference on Computer Aided Design (ICCAD), November 2004. (pdf)
  • Multiple Constant Multiplication by Time Multiplexed Mapping of Addition Chains. P. Tummeltshammer, J. C. Hoe, and M. Pueschel. Design Automation Conference (DAC), June 2004. (pdf)
  • Automatic Cost Minimization for Multiplierless Implementations of Discrete Signal Transforms. A. Zelinski, M. Pueschel, S. Misra, and J. C. Hoe. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), May 2004. (pdf)
Retrieved from "http://www.ece.cmu.edu/~jhoe/wiki/index.php/Digital_Signal_Processing_Hardware"