CMU 18-44 S'09 L15-1 © 2009 J. C. Hoe 18-447 Lecture 15: A Whirlwind Tour of Modern Microarchitectures James C. Hoe Dept of ECE, CMU March 18, 2009 Announcements: Project, project, project, Midterm, midterm, midterm This lecture won't be covered on the midterm or the final Handouts: H11 Project 3 (on Blackboard) The Microarchitecture of Superscalar Processors, Smith and Sohi, Proceedings of IEEE, 12/1995. (on Blackboard) **Practice Midterm**























CMU 18-447 S'09 L15-13 © 2009 J. C. Hoe





CMU 18-447 S'09 L15-15 © 2009







Branch Prediction

- Guess the outcome of a branch instruction
- Static Prediction
 - Let the compiler include a hint with each branch
 - 90% of backward branches are taken (loop)
 - 50% of forward branches are taken (if-else)
- Dynamic History-Based Prediction
 - Past behavior is a good predictor of future actions
 - Predicts not only the direction of the branch but the target of the branch

Modern techniques get better than 95% accuracy

Trace Caching















							CMU 18-447 S'09 L15-25 © 2009
State of the Art							
	AMD Opteron 8360SE	Intel Xeon X7460	Intel Itanium 9050	IBM P5	IBM P6	Fijitsu SPARC 7	SUN T2
cores/threads	4×1	6x1	2x2	2x2	2x2	4x2	8×8
Clock (GHz)	2.5	2.67	1.60	2.2	5	2.52	1.8
Issue Rate	3 (x86)	4 (rop)	6	5	7	4	2
Pipeline depth	12/17	14	8	15	13	15	8/12
Out-of-order	72(rop)	96(rop)	inorder	200	limited	64	inorder
on-chip\$ (MB)	2+2	9+16	1+12	1.92	8	6	4
Trans (10 ⁶)	463	1900	1720	276	790	600	503
Power (W)	105	130	104	100	>100	135	95
SPECint 2006	14.4/170	<mark>22</mark> /274	14.5/1534	10.5/197	15.8/1837	10.5/ <mark>2088</mark>	/142
SPECfp 2006 per-core/total	18.5/156	22/142	17.3/1671	12.9/229	20.1/1822	25.0/1861	/111
' Microprocessor Report, Oct 2008							







