3D DRAM Based Application Specific Hardware Accelerator for SpMV

Fazle Sadi, Larry Pileggi, Franz Franchetti



				_	t	t+1		
	00		ASIC Merge Core 0	→	0	4		
Index LSBs to	01		ASIC Merge Core 1	→	1	5	• • •	
select	10	 	ASIC Merge Core 2	→	2	6	•••	
	11		ASIC Merge Core 3	→	3	7	•••	
Last two bits of the row indices of sparse intermediate vectors					Row indices of dense target vector			
	Index LSBs to … select … core … Last two bits of sparse int	Index 00 Index 01 SBs to 01 select 10 core 11 Last two bits of the of sparse intermed	Index LSBs to 01 select 10 core 11 Last two bits of the row of sparse intermediate	ASIC Merge Core 0 Index LSBs to 01 ASIC Merge Core 1 ASIC Merge Core 2 ASIC Merge Core 2 ASIC Merge Core 3 ASIC Merge Core 3	ASIC Merge Core 0 Index LSBs to 01 ASIC Merge Core 1 ASIC Merge Core 2 ASIC Merge Core 2 ASIC Merge Core 3 ASIC Merg	t ASIC Merge Core 0 0 Index LSBs to 0 ASIC Merge Core 1 1 Select 1 to ASIC Merge Core 2 2 Core 1 to ASIC Merge Core 2 2 ASIC Merge Core 3 3 Last two bits of the row indices of sparse intermediate vectors of dense	t t+1 $f t+1$ $f t+$	$\begin{array}{c} t & t+1 \\ \hline & & & \\ Index \\ LSBs to \\ & & \\ Select \\ & & \\ core \\ & & \\ 11 \\ \hline & \\ ASIC Merge Core 1 \\ \hline & 1 \\ SIC Merge Core 2 \\ \hline & 2 \\ \hline & \\ 2 \\ \hline & \\ 3 \\ \hline & \\ Sic Merge Core 3 \\ \hline & \\ 3 \\ \hline & \\ Sic Merge Core 3 \\ \hline & \\ 3 \\ \hline & \\ Sic Merge Core 3 \\ \hline & \\ 3 \\ \hline & \\ \hline & \\ Row indices \\ of dense target vect \\ \hline & \\ \end{array}$

sponsored by Intelligence Advanced Research Program Agency and Space and Naval Warfare Systems Center Pacific under Contract No. N66001-12- C-2008. The content, views and conclusions presented in this document do not necessarily reflect the position or the policy of DARPA or IARPA or the U.S. Government. No official endorsement should be inferred.

Electrical & Computer

Carnegie Mellon University