

Optimizing FFT Resource Efficiency on FPGA using High-level Synthesis

Introduction

HLS: improved productivity in FPGA programming




Implement FFT in HLS often causes inefficient use of resources



Make Permutation Explicit

HLS cannot handle port conflict automatically

Results in long latency



Make it explicit

Write stage				Read stage	
 Switch	write	BRAM	read	Switch	
network	write	BRAM	read	network	
				- •	
Da	Datapath Skeleton for Permutations				

Electrical & Computer

Carnegie Mellon University