

## **Problem Statement**

- The discrete Fourier transform (DFT) is among the most important tools in signal processing
- DFT has many algorithms (FFTs) and design choices
- How to represent, generate, and evaluate the design space for given user constraints?
- Results: 1) FFT IP core generator: "point and click"

### 2) FFT implementation guidelines

### Abstraction Level Options Objectives / Constraints Suggestions Algorithmic Pease FFT algorithm -minimize latency or cost Iterative FFT -maximize throughput $\operatorname{radix}$ -reduce cost find by exploration (typically 2, 4, or 8) Architectural horizontal-reuse -minimize latency or cost yes -maximize throughput no, fully-streamed instead set to desired tradeoff streaming width -balance cost/performance **FPGA-mapping** complex multiply -mult. blocks plentiful 4 mults, 2 adds 3 mults, 5 adds -otherwise memory-based method -BRAM plentiful permutation FIFO-based method -otherwise

## **Algorithmic Level**

**Discrete Fourier Transform (DFT)** 

$$y = \operatorname{DFT}_n x, \quad \operatorname{DFT}_n = [(\exp(2\pi\sqrt{-1}/n)^{k\ell}]_{0 \le k, \ell < n}]$$

### **Fast Fourier Transform (FFT) Algorithms**

Matrix factorization

 $DFT_4 = \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & i & -1 & -i \\ 1 & -1 & 1 & -1 \\ 1 & -i & -1 & i \end{bmatrix} = \begin{bmatrix} 1 & \cdot & 1 & \cdot \\ \cdot & 1 & \cdot & 1 \\ 1 & \cdot & -1 & \cdot \\ \cdot & 1 & \cdot & -1 \end{bmatrix} \begin{bmatrix} 1 & \cdot & \cdot & \cdot \\ \cdot & 1 & \cdot & \cdot \\ \cdot & \cdot & 1 & \cdot \\ \cdot & \cdot & \cdot & i \end{bmatrix} \begin{bmatrix} 1 & 1 & \cdot & \cdot \\ 1 & -1 & \cdot & \cdot \\ \cdot & \cdot & 1 & 1 \\ \cdot & \cdot & 1 & -1 \end{bmatrix} \begin{bmatrix} 1 & \cdot & \cdot & \cdot \\ 1 & -1 & \cdot & \cdot \\ \cdot & \cdot & 1 & 1 \\ \cdot & \cdot & 1 & -1 \end{bmatrix} \begin{bmatrix} 1 & \cdot & \cdot & \cdot \\ \cdot & \cdot & 1 & \cdot \\ \cdot & \cdot & \cdot & 1 \end{bmatrix}$ 

Representation as matrix formula

$$DFT_4 = (DFT_2 \otimes I_2)T_2^4 (I_2 \otimes DFT_2)L_{4,2}$$

Formula describes combinational datapath





### **Iterative FFT [3]:**

$$DFT_{r^t} = L_{r^t,r} \left( \prod_{k=0}^{t-2} \left( I_{r^{t-1}} \otimes DFT_r \right) D_{n,k} \left( I_{r^k} \otimes L_{r^{t-k},r^{t-k-1}} \right) \right)$$
$$\left( I_{r^{k+1}} \otimes L_{r^{t-k-1},r} \right) \left( I_{r^{t-1}} \otimes DFT_r \right) R_{r^t,r}$$

# **Fast Fourier Transform on FPGA: Design Choices and Evaluation** Peter A. Milder, Franz Franchetti, James C. Hoe, Markus Püschel

## **Architectural Level**

### **Formal View of Streaming**



### **Combinational Datapath**





### **Streaming: Throughput Optimized (Iterative FFT)**





### Fold horizontally

### Horizontal Reuse: Latency optimized (Pease FFT)





## **FPGA** Mapping

### Stride permutation

### Method 1: RAM-Based [4]



| property | cost     |
|----------|----------|
| storage  | 2n word  |
| logic    | low, "op |
| control  | low, "op |

Example:  $L_{256.2}$  with w = 4 ports

### Method 2: FIFO-Based [5]



| property | cost      |
|----------|-----------|
| storage  | n/2 words |
| logic    | high      |
| control  | high      |

(a)  $L_{32.8}$  with streaming width w = 4



(b) DSD<sub>k</sub> block

(c) SEU<sub>k</sub> block

### **Other FPGA-Mapping Options**

- Complex multiplication (2 options)
- Twiddle factor storage (3 options)

## **FFT IP Core Generator**



# **Carnegie Mellon** Electrical & Computer



- 1. C. Van Loan. Computational Framework of the Fast Fourier Transform. SIAM, 1992
- 2. M. C. Pease. An Adaptation of the fast Fourier transform for parallel processing. ACM, 15(2), April 1968.
- P. A. Milder, F. Franchetti, J. C. Hoe, and M. Püschel. Discrete Fourier transform compiler: from mathematical representation to efficient hardware. CSSI Technical Report #CSSI 07-01, Carnegie Mellon University, January 2007. Available at http://www.ece.cmu.edu/~pam/papers/dftcomp.pdf
- 4. M. Püschel, P. A. Milder, and J. C. Hoe. Permuting streaming data using RAMs. Journal submission under preparation.
- 5. T. Järvinen, P. Salmela, H. Sorokin, and J. Takala. Stride permutation networks for array processors. In Proc. IEEE Intl. Conf. on Application-Specific Systems, Architectures and Processors, 2004.

This work was supported by DARPA under DOI grant NBCH-1050009 and by NSF awards ACR-0234293 and ITR/ACI-0325687.