This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Last revision Both sides next revision | ||
|
readings [2015/11/12 02:47] nandita [Optional Readings Mentioned in the Lecture] |
readings [2015/12/02 06:05] nandita [Review Set 10 (due Friday 27th November, 5 PM)] |
||
|---|---|---|---|
| Line 244: | Line 244: | ||
| ==== Review Set 9 ==== | ==== Review Set 9 ==== | ||
| - Kubaib et al., [[http://hps.ece.utexas.edu/pub/morphcore_micro2012.pdf| MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP]], //MICRO 2012// | - Kubaib et al., [[http://hps.ece.utexas.edu/pub/morphcore_micro2012.pdf| MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP]], //MICRO 2012// | ||
| + | |||
| + | |||
| + | ===== Recitation 12 ===== | ||
| + | ==== Review Set 10 (due Friday 27th November, 5 PM) ==== | ||
| + | - Mutlu et al., [[http://users.ece.cmu.edu/~omutlu/pub/parbs_isca08.pdf|Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems]], //MICRO 2008// | ||
| + | |||
| + | ===== Recitation 13 ===== | ||
| + | |||
| + | ==== Review Set 11 (due Tuesday, 9th December, 5 PM) ==== | ||
| + | - Hirata et al., [[http://www.ece.cmu.edu/~ece742/f12/lib/exe/fetch.php?media=hirata92_smt.pdf |An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads]], //ISCA 1992//. | ||
| + | - Tullsen et al., [[https://www.cs.princeton.edu/courses/archive/fall15/cos375/reading/smt.pdf|Simultaneous Multithreading: Maximizing On-Chip Parallelism]], //ISCA 1996//. | ||
| + | - Levin and Redell, [[http://usenix.org/legacy/publications/library/proceedings/dsl97/good_paper.html | How (and How Not) to Write a Good Systems Paper]], //Operating Systems Review 1983//. | ||
| + | |||
| + | |||
| + | |||