Key Questions

Q1. How do we find independent instructions to fetch/execute?

Q2. How do we enable more compiler optimizations?
   e.g., common subexpression elimination, constant propagation, dead code elimination, redundancy elimination, ...

Q3. How do we increase the instruction fetch rate?
   i.e., have the ability to fetch more instructions per cycle

A: Enabling the compiler to optimize across a larger number of instructions that will be executed straight line (without branches getting in the way) eases all of the above
VLIW (Very Long Instruction Word)

- Simple hardware with multiple function units
  - Reduced hardware complexity
  - Little or no scheduling done in hardware, e.g., in-order
  - Hopefully, faster clock and less power
- Compiler **required** to group and schedule instructions (compare to OoO superscalar)
  - Predicated instructions to help with scheduling (trace, etc.)
  - More registers (for software pipelining, etc.)
- Example machines:
  - Multiflow, Cydra 5 (8-16 ops per VLIW)
  - IA-64 (3 ops per bundle)
  - TMS32xxxx (5+ ops per VLIW)
  - Crusoe (4 ops per VLIW)
Comparison between SS ↔ VLIW

From Mark Smotherman, “Understanding EPIC Architectures and Implementations”
## Comparison: CISC, RISC, VLIW

<table>
<thead>
<tr>
<th>ARCHITECTURE CHARACTERISTIC</th>
<th>CISC</th>
<th>RISC</th>
<th>VLIW</th>
</tr>
</thead>
<tbody>
<tr>
<td>INSTRUCTION SIZE</td>
<td>Varies</td>
<td>One size, usually 32 bits</td>
<td>One size</td>
</tr>
<tr>
<td>INSTRUCTION FORMAT</td>
<td>Field placement varies</td>
<td>Regular, consistent placement of fields</td>
<td>Regular, consistent placement of fields</td>
</tr>
<tr>
<td>INSTRUCTION SEMANTICS</td>
<td>Varies from simple to complex; possibly many dependent operations per instruction</td>
<td>Almost always one simple operation</td>
<td>Many simple, independent operations</td>
</tr>
<tr>
<td>REGISTERS</td>
<td>Few, sometimes special</td>
<td>Many, general-purpose</td>
<td>Many, general-purpose</td>
</tr>
<tr>
<td>MEMORY REFERENCES</td>
<td>Bundled with operations in many different types of instructions</td>
<td>Not bundled with operations, i.e., load/store architecture</td>
<td>Not bundled with operations, i.e., load/store architecture</td>
</tr>
<tr>
<td>HARDWARE DESIGN FOCUS</td>
<td>Exploit microcoded implementations</td>
<td>Exploit implementations with one pipeline and &amp; no microcode</td>
<td>Exploit implementations with multiple pipelines, no microcode &amp; no complex dispatch logic</td>
</tr>
<tr>
<td>PICTURE OF FIVE TYPICAL INSTRUCTIONS</td>
<td><img src="image1" alt="CISC" /></td>
<td><img src="image2" alt="RISC" /></td>
<td><img src="image3" alt="VLIW" /></td>
</tr>
</tbody>
</table>
Figure 4.14 The architecture of a very long instruction word (VLIW) processor and its pipeline operations. (Courtesy of Multiflow Computer, Inc., 1987)
TMS320C6000 CPUs

*Advanced VLIW CPU (VelociTi™)*
- Load-Store RISC
- Dual Identical Data Paths
  - 4 Functional Units/Each
  - Fetches 8 x 32-Bit Instructions/cycle
- 2 16 x 16 Integer Multipliers
  - 2 Multiply ACCumulates/cycle (MAC)
- 32/40-bit arithmetic
- Byte-Addressable

*‘C6200 Integer CPU*
- 4 ns cycle time
- 2000 MIPS @ 250 MHz
- 500 MMACS (Mega MACs per Second)
EPIC – Intel IA-64 Architecture

- Gets rid of lock-step execution of instructions within a VLIW instruction
- Idea: More ISA support for static scheduling and parallelization
  - Specify dependencies within and between VLIW instructions (explicitly parallel)

+ No lock-step execution
+ Static reordering of stores and loads + dynamic checking
-- Hardware needs to perform dependency checking (albeit aided by software)
-- Other disadvantages of VLIW still exist

IA-64 Instructions

- IA-64 “Bundle” (~EPIC Instruction)
  - Total of 128 bits
  - Contains three IA-64 instructions
  - Template bits in each bundle specify dependencies within a bundle

- IA-64 Instruction
  - Fixed-length 41 bits long
  - Contains three 7-bit register specifiers
  - Contains a 6-bit field for specifying one of the 64 one-bit predicate registers
IA-64 Instruction Bundles and Groups

- Groups of instructions can be executed safely in parallel
  - Marked by “stop bits”

- Bundles are for packaging
  - Groups can span multiple bundles
    - Alleviates recompilation need somewhat
VLIW: Finding Independent Operations

- Within a basic block, there is limited instruction-level parallelism
- To find multiple instructions to be executed in parallel, the compiler needs to consider multiple basic blocks
- Problem: Moving an instruction above a branch is unsafe because instruction is not guaranteed to be executed
- Idea: Enlarge blocks at compile time by finding the frequently-executed paths
  - Trace scheduling
  - Superblock scheduling
  - Hyperblock scheduling
  - Software Pipelining

It's all about the compiler and how to **schedule** the instructions to maximize parallelism
List Scheduling: For 1 basic block

- Assign priority to each instruction
- Initialize ready list that holds all ready instructions
  - Ready = data ready and can be scheduled
- Choose one ready instruction $I$ from ready list with the highest priority
  - Possibly using tie-breaking heuristics
- Insert $I$ into schedule
  - Making sure resource constraints are satisfied
- Add those instructions whose precedence constraints are now satisfied into the ready list
Instruction Prioritization Heuristics

- Number of descendants in precedence graph
- Maximum latency from root node of precedence graph
- Length of operation latency
- Ranking of paths based on importance
- Combination of above
VLIW List Scheduling

- Assign Priorities
- Compute Data Ready List - all operations whose predecessors have been scheduled.
- Select from DRL in priority order while checking resource constraints
- Add newly ready operations to DRL and repeat for next instruction

<table>
<thead>
<tr>
<th>4-wide VLIW</th>
<th>Data Ready List</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>{1}</td>
</tr>
<tr>
<td>6 3 4 5</td>
<td>{2,3,4,5,6}</td>
</tr>
<tr>
<td>9 2 7 8</td>
<td>{2,7,8,9}</td>
</tr>
<tr>
<td>12 10 11</td>
<td>{10,11,12}</td>
</tr>
<tr>
<td>13</td>
<td>{13}</td>
</tr>
</tbody>
</table>
Extending the scheduling domain

- Basic block is too small to get any real parallelism
- How to extend the basic block?
  - Why do we have basic blocks in the first place?
  - Loops
    - Loop unrolling
    - Software pipelining
  - Non-loops
    - Will almost always involve some speculation
    - And, thus, profiling may be very important
Safety and Legality in Code Motion

- Two characteristics of speculative code motion:
  - Safety: whether or not spurious exceptions may occur
  - Legality: whether or not result will be always correct

- Four possible types of code motion:
Code Movement Constraints

- **Downward**
  - When moving an operation from a BB to one of its dest BB’s,
    - all the other dest basic blocks should still be able to use the result of the operation
    - the other source BB’s of the dest BB should not be disturbed

- **Upward**
  - When moving an operation from a BB to its source BB’s
    - register values required by the other dest BB’s must not be destroyed
    - the movement must not cause new exceptions
Trace Scheduling

- Trace: A frequently executed path in the control-flow graph (has multiple side entrances and multiple side exits)

- Idea: Find independent operations within a trace to pack into VLIW instructions.
  - Traces determined via profiling
  - Compiler adds fix-up code for correctness (if a side entrance or side exit of a trace is exercised at runtime, corresponding fix-up code is executed)
Trace Scheduling Idea

TRACE SCHEDULING LOOP-FREE CODE
Trace Scheduling (II)

- There may be conditional branches from the middle of the trace (side exits) and transitions from other traces into the middle of the trace (side entrances).

- These control-flow transitions are ignored during trace scheduling.

- After scheduling, fix-up/bookkeeping code is inserted to ensure the correct execution of off-trace code.

What bookkeeping is required when Instr 1 is moved below the side entrance in the trace?
Trace Scheduling (IV)
Trace Scheduling (V)

What bookkeeping is required when Instr 5 moves above the side entrance in the trace?
Trace Scheduling (VI)
Trace Scheduling Fixup Code Issues

- Sometimes need to copy instructions more than once to ensure correctness on all paths (see C below)

Original trace

Scheduled trace

Correctness
Trace Scheduling Overview

- Trace Selection
  - select seed block (the highest frequency basic block)
  - extend trace (along the highest frequency edges)
    - forward (successor of the last block of the trace)
    - backward (predecessor of the first block of the trace)
  - don’t cross loop back edge
  - bound max_trace_length heuristically

- Trace Scheduling
  - build data precedence graph for a whole trace
  - perform list scheduling and allocate registers
  - add compensation code to maintain semantic correctness

- Speculative Code Motion (upward)
  - move an instruction above a branch if safe
Trace Scheduling Example (I)

```assembly
beq r1, $0
fdiv f1, f2, f3
fadd f4, f1, f5
beq r1, $0
ld r2, 0(r3)
add r2, r2, 4
beq r2, $0
fsub f2, f2, f6
st.d f2, 0(r8)
add r8, r8, 4

9 stalls
```

```assembly
fdiv f1, f2, f3
fadd f4, f1, f5
beq r1, $0
ld r2, 0(r3)
add r2, r2, 4
beq r2, $0
fsub f2, f2, f6
st.d f2, 0(r8)
add r3, r3, 4
add r8, r8, 4

r2 and f2 not live out
```

```assembly
ld r2, 0(r3)
add r2, r2, 4
beq r2, $0
fsub f2, f2, f6
st.d f2, 0(r8)
add r3, r3, 4
add r8, r8, 4

f2 not live out
```
Trace Scheduling Example (II)

```
fdiv f1, f2, f3
beq r1, $0
ld r2, 0(r3)
fsub f2, f2, f6
add r2, r2, 4
beq r2, $0
fsub f2, f2, f6
st.d f2, 0(r8)
add r3, r3, 4
add r8, r8, 4
fadd f4, f1, f5
```

```
fdiv f1, f2, f3
beq r1, $0
ld r2, 0(r3)
fsub f2, f2, f6
add r2, r2, 4
beq r2, $0
fsub f2, f2, f6
st.d f2, 0(r8)
add r3, r3, 4
add r8, r8, 4
fadd f4, f1, f5
```

0 stall

0 stall

1 stall

Split comp. code
Trace Scheduling Example (III)

```
fdiv f1, f2, f3
beq r1, $0
ld r2, 0(r3)
fsub f2, f2, f6
add r2, r2, 4
beq r2, $0
fsub f2, f2, f6
st.d f2, 0(r8)
add r3, r3, 4
add r8, r8, 4
fadd f4, f1, f5
```

Split comp. code

```
add r3, r3, 4
add r8, r8, 4
fadd f4, f1, f5
```

Join comp. code
Trace Scheduling Example (IV)

```
fdiv  f1,  f2,  f3
beq   r1,  $0
ld    r2, 0(r3)
fsub  f2,  f2,  f6
add   r2, r2, 4
beq   r2, $0
st.d  f2, 0(r8)
add   r3, r3, 4
add   r8, r8, 4
fadd  f4, f1, f5

B3
```

```
fadd  f4, f1, f5

Split
comp. code

add   r2, r2, 4
beq   r2, $0
fsub  f2, f2, f6
st.d  f2, 0(r8)
add   r3, r3, 4
add   r8, r8, 4

B6
```

```
Copied
split
instructions

Join comp. code
```

```
add   r3, r3, 4
add   r8, r8, 4
fadd  f4, f1, f5
```
Trace Scheduling Example (V)

\[
\text{fdiv } f1, f2, f3 \\
\text{beq } r1, $0
\]

\[
\text{ld } r2, 0(r3) \\
\text{fsub } f2, f2, f6 \\
\text{add } r2, r2, 4 \\
\text{beq } r2, $0
\]

\[
\text{fadd } f4, f1, f5 \\
\text{ld } r2, 4(r3) \\
\text{add } r2, r2, 4 \\
\text{beq } r2, $0
\]

\[
\text{st.d } f2, 0(r8) \\
\text{add } r3, r3, 4 \\
\text{add } r8, r8, 4 \\
\text{fadd } f4, f1, f5
\]

\[
\text{fsub } f2, f2, f6 \\
\text{add } r3, r3, 4 \\
\text{add } r8, r8, 4
\]

\[
\text{fadd } f4, f1, f5 \\
\text{add } r3, r3, 4 \\
\text{add } r8, r8, 4
\]

\[
\text{fsub } f2, f2, f6 \\
\text{add } r3, r3, 4 \\
\text{add } r8, r8, 4
\]
Trace Scheduling Tradeoffs

- **Advantages**
  + Enables the finding of more independent instructions → fewer NOPs in a VLIW instruction

- **Disadvantages**
  -- Profile dependent
  -- What if dynamic path deviates from trace → lots of NOPs in the VLIW instructions
  -- Code bloat and additional fix-up code executed
    -- Due to side entrances and side exits
    -- Infrequent paths interfere with the frequent path
  -- Effectiveness depends on the bias of branches
    -- Unbiased branches → smaller traces → less opportunity for finding independent instructions
Superblock Scheduling

- Trace: multiple entry, multiple exit block
- Superblock: single-entry, multiple exit block
  - A trace with side entrances are eliminated
  - Infrequent paths do not interfere with the frequent path
- More optimization/scheduling opportunity than traces
- Eliminates “difficult” bookkeeping due to side entrances

Can You Do This with a Trace?

Original Code

Code After Superblock Formation

Code After Common Subexpression Elimination
Superblock Scheduling Shortcomings

-- Still profile-dependent

-- No single frequently executed path if there is an unbiased branch
  -- Reduces the size of superblocks

-- Code bloat and additional fix-up code executed
  -- Due to side exits
Hyperblock Scheduling

- **Idea:** Use predication support to eliminate unbiased branches and increase the size of superblocks

- **Hyperblock:** A single-entry, multiple-exit block with internal control flow eliminated using predication (if-conversion)

- **Advantages**
  - Reduces the effect of unbiased branches on scheduled block size

- **Disadvantages**
  - Requires predicated execution support
  - All disadvantages of predicated execution
Hyperblock Formation (I)

- Hyperblock formation
  1. Block selection
  2. Tail duplication
  3. If-conversion

- Block selection
  - Select subset of BBs for inclusion in HB
  - Difficult problem
  - Weighted cost/benefit function
    - Height overhead
    - Resource overhead
    - Dependency overhead
    - Branch elimination benefit
    - Weighted by frequency

Hyperblock Formation (II)

Tail duplication same as with Superblock formation
If-convert (predicate) intra-hyperblock branches
Can We Do Better?

- Hyperblock still
  - Profile dependent
  - Requires fix-up code
  - And, requires predication support

- Single-entry, single-exit enlarged blocks
  - Block-structured ISA
    - Optimizes multiple paths (can use predication to enlarge blocks)
    - No need for fix-up code (duplication instead of fixup)
Non-Faulting Loads and Exception Propagation

- \textit{ld.s} fetches \textit{speculatively} from memory
  - i.e. any exception due to \textit{ld.s} is suppressed
- If \textit{ld.s r1} did not cause an exception then \textit{chk.s r1} is a NOP, else a branch is taken (to execute some compensation code)
Non-Faulting Loads and Exception Propagation in IA-64

- Load data can be speculatively consumed prior to check.
- “speculation” status is propagated with speculated data.
- Any instruction that uses a speculative result also becomes speculative itself (i.e. suppressed exceptions).
- **chk.s** checks the entire dataflow sequence for exceptions.
Aggressive ST-LD Reordering in IA-64

- `ld.a` starts the monitoring of any store to the same address as the advanced load.
- If no aliasing has occurred since `ld.a`, `ld.c` is a NOP.
- If aliasing has occurred, `ld.c` re-loads from memory.
Aggressive ST-LD Reordering in IA-64

Potential aliasing:

- `ld r1=[x]` use=r1
- `st[?]`

- `ld.a r1=[x]`
- `inst 1`
- `inst 2`
- `use=r1`

- `chk.a X`
- `st[?]`
- `inst 1`
- `inst 2`
- `use=r1`

- `ld r1=[a]`
- `use=r1`
Summary and Questions

- **Trace, superblock, hyperblock, block-structured ISA**

- How many entries, how many exits does each of them have?
  - What are the corresponding benefits and downsides?

- What are the common benefits?
  - Enable and enlarge the scope of code optimizations
  - Reduce fetch breaks; increase fetch rate

- What are the common downsides?
  - Code bloat (code size increase)
  - Wasted work if control flow deviates from enlarged block’s path
What about loops?

- Unrolling
- Software pipelining
Loop Unrolling

i = 1;
while ( i < 100 ) {
    a[i] = b[i+1] + (i+1)/m
    b[i] = a[i-1] - i/m
    i = i + 1
}

i = 1;
while ( i < 100 ) {
    a[i] = b[i+1] + (i+1)/m
    b[i] = a[i-1] - i/m
    a[i+1] = b[i+2] + (i+2)/m
    b[i+1] = a[i] - (i+1)/m
    i = i + 2
}

- **Idea:** Replicate loop body multiple times within an iteration
  - Reduces loop maintenance overhead
    - Induction variable increment or loop condition test
  - Enlarges basic block (and analysis scope)
    - Enables code optimization and scheduling opportunities
  -- What if iteration count not a multiple of unroll factor? (need extra code to detect this)
  -- Increases code size
Software Pipelining

- Software pipelining is an instruction scheduling technique that reorders the instructions in a loop.
  - Possibly moving instructions from one iteration to the previous or the next iteration.
  - Very large improvements in running time are possible.
- The first serious approach to software pipelining was presented by Aiken & Nicolau.
  - Impractical as it ignores resource hazards (focusing only on data-dependence constraints).
    - But sparked a large amount of follow-on research.
Goal of SP

- Increase distance between dependent operations by moving destination operation to a later iteration

```
A: a ← ld [d]
B: b ← a * a
C: st [d], b
D: d ← d + 4
```

Assume all have latency of 2
Can we decrease the latency?

- Let's unroll

\[
\begin{align*}
A &: \quad a &\leftarrow & \text{ld} \ [d] \\
B &: \quad b &\leftarrow & a \times a \\
C &: \quad &\text{st} \ [d], b \\
D &: \quad d &\leftarrow & d + 4 \\
A_1 &: \quad a &\leftarrow & \text{ld} \ [d] \\
B_1 &: \quad b &\leftarrow & a \times a \\
C_1 &: \quad &\text{st} \ [d], b \\
D_1 &: \quad d &\leftarrow & d + 4
\end{align*}
\]
Rename variables

\[
\begin{align*}
A: & \quad a &\leftarrow& \text{ld} [d] \\
B: & \quad b &\leftarrow& a \times a \\
C: & \quad &\text{st} [d], b \\
D: & \quad d_1 &\leftarrow& d + 4 \\
A_1: & \quad a_1 &\leftarrow& \text{ld} [d_1] \\
B_1: & \quad b_1 &\leftarrow& a_1 \times a_1 \\
C_1: & \quad &\text{st} [d_1], b_1 \\
D_1: & \quad d &\leftarrow& d_1 + 4
\end{align*}
\]
Schedule

\[
\begin{align*}
A: & \quad a \leftarrow \text{ld } [d] \\
B: & \quad b \leftarrow a \times a \\
C: & \quad \text{st } [d], \ b \\
D: & \quad d1 \leftarrow d + 4 \\
A1: & \quad a1 \leftarrow \text{ld } [d1] \\
B1: & \quad b1 \leftarrow a1 \times a1 \\
C1: & \quad \text{st } [d1], \ b1 \\
D1: & \quad d \leftarrow d1 + 4
\end{align*}
\]

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D1</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td>A1</td>
<td>B1</td>
<td></td>
<td>C1</td>
</tr>
</tbody>
</table>

Diagram:

```
A  B  C  D1
D  A1 B1 C1
```
Unroll Some More

A: \( a \leftarrow \text{ld} \ [d] \)
B: \( b \leftarrow a \ast a \)
C: \( \text{st} \ [d], b \)
D: \( d_1 \leftarrow d + 4 \)
A1: \( a_1 \leftarrow \text{ld} \ [d_1] \)
B1: \( b_1 \leftarrow a_1 \ast a_1 \)
C1: \( \text{st} \ [d_1], b_1 \)
D1: \( d_2 \leftarrow d_1 + 4 \)
A2: \( a_2 \leftarrow \text{ld} \ [d_2] \)
B2: \( b_2 \leftarrow a_2 \ast a_2 \)
C2: \( \text{st} \ [d_2], b_2 \)
D2: \( d \leftarrow d_2 + 4 \)
Unroll Some More

A: \( a \leftarrow \text{ld} [d] \)

B: \( b \leftarrow a * a \)

C: \( \text{st} [d], b \)

D: \( d1 \leftarrow d + 4 \)

A1: \( a1 \leftarrow \text{ld} [d1] \)

B1: \( b1 \leftarrow a1 * a1 \)

C1: \( \text{st} [d1], b1 \)

D1: \( d2 \leftarrow d1 + 4 \)

A2: \( a2 \leftarrow \text{ld} [d2] \)

B2: \( b2 \leftarrow a2 * a2 \)

C2: \( \text{st} [d2], b2 \)

D2: \( d \leftarrow d2 + 4 \)
One More Time

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>D1</td>
<td>A1</td>
<td>B1</td>
<td>C1</td>
</tr>
<tr>
<td></td>
<td>D2</td>
<td>A2</td>
<td>B2</td>
<td>C2</td>
</tr>
<tr>
<td></td>
<td>D3</td>
<td>A3</td>
<td>B3</td>
<td>C3</td>
</tr>
<tr>
<td></td>
<td>D4</td>
<td>A4</td>
<td>B4</td>
<td>C4</td>
</tr>
</tbody>
</table>
Can Rearrange

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D4</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td></td>
<td>A1</td>
<td>B1</td>
<td>C1</td>
</tr>
<tr>
<td>D1</td>
<td></td>
<td>A2</td>
<td>B2</td>
<td>C2</td>
</tr>
<tr>
<td>D2</td>
<td></td>
<td>A3</td>
<td>B3</td>
<td>C3</td>
</tr>
<tr>
<td>D3</td>
<td></td>
<td>A4</td>
<td>B4</td>
<td>C4</td>
</tr>
</tbody>
</table>

**Diagram:**
- **A** → **B** → **C** → **D**
- **A1** → **B1** → **C1** → **D1**
- **A2** → **B2** → **C2** → **D2**
- **A3** → **B3** → **C3** → **D3**
- **A4** → **B4** → **C4**
Rearrange

A:  \(a \leftarrow \text{ld } [d]\)
B:  \(b \leftarrow a * a\)
C:  \(\text{st } [d], b\)
D:  \(d1 \leftarrow d + 4\)
A1: \(a1 \leftarrow \text{ld } [d1]\)
B1: \(b1 \leftarrow a1 * a1\)
C1: \(\text{st } [d1], b1\)
D1: \(d2 \leftarrow d1 + 4\)
A2: \(a2 \leftarrow \text{ld } [d2]\)
B2: \(b2 \leftarrow a2 * a2\)
C2: \(\text{st } [d2], b2\)
D2: \(d \leftarrow d2 + 4\)

\[\begin{array}{cccc}
A & B & C & D3 \\
D & A1 & B1 & C1 \\
 & D1 & A2 & B2 & C2 \\
 & D2 & A3 & B3 & C3 \\
\end{array}\]
Rearrange

A:  a ← ld [d]
B:  b ← a * a
C:  st [d], b
D:  d1 ← d + 4
A1: a1 ← ld [d1]
B1: b1 ← a1 * a1
C1: st [d1], b1
D1: d2 ← d1 + 4
A2: a2 ← ld [d2]
B2: b2 ← a2 * a2
C2: st [d2], b2
D2: d ← d2 + 4
SP Loop

A: \( a \leftarrow \text{ld}[d] \)
B: \( b \leftarrow a \times a \)
D: \( d1 \leftarrow d + 4 \)
A1: \( a1 \leftarrow \text{ld}[d1] \)
D1: \( d2 \leftarrow d1 + 4 \)

C: \( \text{st}[d], b \)
B1: \( b1 \leftarrow a1 \times a1 \)
A2: \( a2 \leftarrow \text{ld}[d2] \)
D2: \( d \leftarrow d2 + 4 \)

B2: \( b2 \leftarrow a2 \times a2 \)
C1: \( \text{st}[d1], b1 \)
D3: \( d2 \leftarrow d1 + 4 \)
C2: \( \text{st}[d2], b2 \)

Prolog

Body

Epilog
Goal of SP

- Increase distance between dependent operations by moving destination operation to a later iteration
Goal of SP

- Increase distance between dependent operations by moving destination operation to a later iteration
- But also, to uncover ILP across iteration boundaries!
Example

Assume operating on an infinite wide machine
Example

Assume operating on an infinite wide machine

\[ \begin{align*}
A_0 & \\
A_1 & \quad B_0 \\
A_i & \quad B_{i-1} \quad C_{i-2} \\
B_i & \quad C_{i-1} \\
C_i & 
\end{align*} \]

Prolog

\{ loop body \}

epilog
Dealing with exit conditions

for (i=0; i<N; i++) {
    A_i
    B_i
    C_i
}

    i=0
    if (i >= N) goto done
    A_0
    B_0
    if (i+1 == N) goto last
    i=1
    A_1
    if (i+2 == N) goto epilog
    i=2

loop:

    A_i
    B_{i-1}
    C_{i-2}
    i++
    if (i < N) goto loop

epilog:

    B_i
    C_{i-1}

last:

    c_i

done:
Loop Unrolling V. SP

For SuperScalar or VLIW

- Loop Unrolling reduces loop overhead
- Software Pipelining reduces fill/drain
- Best is if you combine them

# of overlapped iterations

Software Pipelining

Loop Unrolling

Time
VLIW

- Depends on the compiler
  - As often is the case: compiler algs developed for VLIW are relevant to superscalar, e.g., software pipelining.
  - Why wouldn’t SS dynamically “software pipeline?”

- As always: Is there enough statically knowable parallelism?

- What about wasted Fus? Code bloat?

- Many DSPs are VLIW. Why?