Computer Architecture: Parallel Processing Basics

Onur Mutlu & Seth Copen Goldstein Carnegie Mellon University 9/9/13

Today


- What is Parallel Processing? Why?
- Kinds of Parallel Processing
- Multiprocessing and Multithreading
- Measuring success
 - Speedup
 - Amdhal's Law
- Bottlenecks to parallelism



Claytronics



Sensor Networks






Claytronics



Sensor Networks



Geographically Distributed

Internet



Power Grid






Claytronics



Sensor Networks



Geographically Distributed

Internet



Power Grid



Cloud Computing

EC2 Tashi






Claytronics



Sensor Networks



Geographically Distributed

Internet



Power Grid

EC2

Tashi

Quad-Core Processo




Cloud Computing

Parallel







Concurrent Systems

	Physical	Geographical	Cloud	Parallel
Geophysical location	+++	++		
Relative location	+++	+++	+	-
Faults	++++	+++	++	41
Number of Processors	+++	+++	+	Ŧ
Network structure	varies	varies	fixed	fixed
Network connectivity			+	+

Concurrent System Challenge: Programming

The old joke: How long does it take to write a parallel program?

One Graduate Student Year

Parallel Programming Again??

- Increased demand (multicore)
- Increased scale (cloud)
- Improved compute/communicate
- Change in Application focus
 - Irregular
 - Recursive data structures

Why Parallel Computers?

- Parallelism: Doing multiple things at a time
- Things: instructions, operations, tasks
- Main (historical?) Goal
 - Improve performance (Execution time or task throughput)
 - Execution time of a program governed by Amdahl's Law
- Other (more recent) Goals
 - Reduce power consumption
 - If task is parallel, more slower units consume less power than 1 faster unit
 - P = $\frac{1}{2}$ CVF² and V \propto F
 - Improve cost efficiency and scalability, reduce complexity
 - Harder to design a single unit that performs as well as N simpler units
 - Improve dependability: Redundant execution in space

What is Parallel Architecture?

- A parallel computer is a collection of processing elements that cooperate to solve large problems fast
- Some broad issues:
 - Resource Allocation:
 - how large a collection?
 - how powerful are the elements?
 - how much memory?
 - Data access, Communication and Synchronization
 - how do the elements cooperate and communicate?
 - how are data transmitted between processors?
 - what are the abstractions and primitives for cooperation?
 - Performance and Scalability
 - how does it all translate into performance?
 - how does it scale?

Flynn's Taxonomy of Computers

- Mike Flynn, "Very High-Speed Computing Systems," Proc. of IEEE, 1966
- SISD: Single instruction operates on single data element
- SIMD: Single instruction operates on multiple data elements
 - Array processor
 - Vector processor
- MISD: Multiple instructions operate on single data element
 - Closest form?: systolic array processor, streaming processor
- MIMD: Multiple instructions operate on multiple data elements (multiple instruction streams)
 - Multiprocessor
 - Multithreaded processor

Types of Parallelism and How to Exploit Them

- Instruction Level Parallelism
 - Different instructions within a stream can be executed in parallel
 - Pipelining, out-of-order execution, speculative execution, VLIW
 - Dataflow
- Data Parallelism
 - Different pieces of data can be operated on in parallel
 - SIMD: Vector processing, array processing
 - Systolic arrays, streaming processors
- Task Level Parallelism
 - Different "tasks/threads" can be executed in parallel
 - Multithreading
 - Multiprocessing (multi-core)

Task-Level Parallelism: Creating Tasks

- Partition a single problem into multiple related tasks (threads)
 - Explicitly: Parallel programming
 - Easy when tasks are natural in the problem
 - Web/database queries
 - Difficult when natural task boundaries are unclear
 - Transparently/implicitly: Thread level speculation
 - Partition a single thread speculatively
- Run many independent tasks (processes) together
 - Easy when there are many processes
 - Batch simulations, different users, cloud computing workloads
 - Does not improve the performance of a single task

Multiprocessing Fundamentals

Multiprocessor Types

- Loosely coupled multiprocessors
 - No shared global memory address space
 - Multicomputer network
 - Network-based multiprocessors
 - Usually programmed via message passing
 - Explicit calls (send, receive) for communication
- Tightly coupled multiprocessors
 - Shared global memory address space
 - Traditional multiprocessing: symmetric multiprocessing (SMP)
 - Existing multi-core processors, multithreaded processors
 - Programming model similar to uniprocessors (i.e., multitasking uniprocessor) except
 - Operations on shared data require synchronization

Main Issues in Tightly-Coupled MP

- Shared memory synchronization
 - Locks, atomic operations
- Cache consistency
 - More commonly called cache coherence
- Ordering of memory operations
 - What should the programmer expect the hardware to provide?
- Resource sharing, contention, partitioning
- Communication: Interconnection networks
- Load imbalance

Aside: Hardware-based Multithreading

- Idea: Multiple threads execute on the same processor with multiple hardware contexts; hardware controls switching between contexts
- Coarse grained
 - Quantum based
 - Event based (switch-on-event multithreading)
- Fine grained
 - Cycle by cycle
 - □ Thornton, "CDC 6600: Design of a Computer," 1970.
 - □ Smith, "A pipelined, shared resource MIMD computer," ICPP 1978.
- Simultaneous
 - Can dispatch instructions from multiple threads at the same time
 - Good for improving utilization of multiple execution units

Metrics of Multiprocessors




Time to execute the program with 1 processor divided by Time to execute the program with N processors

Parallel Speedup Example

- $a4x^4 + a3x^3 + a2x^2 + a1x + a0$
- Assume each operation 1 cycle, no communication cost, each op can be executed in a different processor
- How fast is this with a single processor?
 - Assume no pipelining or concurrent execution of instructions
- How fast is this with 3 processors?

 $R = a_4 x^4 + a_3 x^3 + a_2 x^2 + a_1 x + a_0$ Single processor: 11 operations (date flow graph) a. ste. 4 02 M 03 20 94 ¥ * 43X3 agxu O2X2 a,X' Q4X4+03X3 ao T1 = 11 cycles +



Speedup with 3 Processors

T3 = 5 cycles 11 Speedup with 3 preasurs = 22 T1 Is this a four composition?

Revisiting the Single-Processor Algorithm Revisit TI Better single-processor algo Am: R = a1x4 + a2x3 + a2x2 + a, x + a0 $R = (((a_4x + a_3)x + a_2)x + a_1)x + a_0$ (Horner's method)

Horner, "A new method of solving numerical equations of all orders, by continuous approximation," Philosophical Transactions of the Royal Society, 1819.


Qu X to a3 * a, T1= 8 cycles X Speedup with 3 pras. -best 8 = 1.6 = 90 Z3 best 30 (not 2.2)

Takeaway

- To calculate parallel speedup fairly you need to use the best known algorithm for each system with N processors
- If not, you can get superlinear speedup

Superlinear Speedup

- Can speedup be greater than P with P processing elements?
- Consider:
 - Cache effects
 - Memory effects
 - Working set
- Happens in two ways:
 - Unfair comparisons
 - Memory effects



Utilization, Redundancy, Efficiency

- Traditional metrics
 - Assume all P processors are tied up for parallel computation
- Utilization: How much processing capability is used
 - U = (# Operations in parallel version) / (processors x Time)
- Redundancy: how much extra work is done with parallel processing
 - R = (# of operations in parallel version) / (# operations in best single processor algorithm version)
- Efficiency
 - E = (Time with 1 processor) / (processors x Time with P processors)
 - \Box E = U/R

Utilization of a Multiprocessor

Multiprocessor metrics. Uthizoton : Hur much processing capability we use 10 operations (in publication) Tp X X 3 processors x 5 time units Ops with proc. 1)= PXTP

Redundary: How much extra work due to multiprocessing R = Ops was proved. 10 8 Ops with 1 proc. best R is always > 1 Efficiency : How much resource we use compared to how much resurce we can get away with $E = 1. T_1^{\text{best}}$ (tyms up 1 procfor Typ time units) (typing up p prece for Tp time units) P. Tpest $\left(E = \frac{U}{R} \right)$ 15

Amdahl's law

You plan to visit a friend in Normandy France and must decide whether it is worth it to take the Concorde SST (\$3,100) or a 747 (\$1,021) from NY to Paris, assuming it will take 4 hours Pgh to NY and 4 hours Paris to Normandy.

		time NY->Paris	total trip time	speedup over 747
•	747	8.5 hours	16.5 hours	1
	SST	3.75 hours	11.75 hours	1.4

Taking the SST (which is 2.2 times faster) speeds up the overall trip by only a factor of 1.4!

Amdahl's law (cont)

Old program (unenhanced)

T₁ T₂

Old time: $T = T_1 + T_2$

New program (enhanced)

 $T_1' = T_1$ $T_2' <= T_2$

New time: $T' = T_1' + T_2'$

- T_1 = time that can NOT be enhanced.
- T_2 = time that can be enhanced.
- T_2' = time after the enhancement.

Speedup: $S_{overall} = T / T'$

Amdahl's law (cont)

Two key parameters:

 $F_{enhanced} = T_2 / T$ (fraction of original time that can be improved) $S_{enhanced} = T_2 / T_2$ ' (speedup of enhanced part)

$$\begin{array}{l} \mathsf{T}' = \mathsf{T}_1' + \mathsf{T}_2' = \mathsf{T}_1 + \mathsf{T}_2' = \mathsf{T}(1 - \mathsf{F}_{enhanced}) + \mathsf{T}_2' \\ = \mathsf{T}(1 - \mathsf{F}_{enhanced}) + (\mathsf{T}_2/\mathsf{S}_{enhanced}) & [by \ def \ of \ \mathsf{S}_{enhanced}] \\ = \mathsf{T}(1 - \mathsf{F}_{enhanced}) + \mathsf{T}(\mathsf{F}_{enhanced}/\mathsf{S}_{enhanced}) & [by \ def \ of \ \mathsf{F}_{enhanced}] \\ = \mathsf{T}((1 - \mathsf{F}_{enhanced}) + \mathsf{F}_{enhanced}/\mathsf{S}_{enhanced}) \end{array}$$

Amdahl's Law:

 $S_{overall} = T / T' = 1/((1-F_{enhanced}) + F_{enhanced}/S_{enhanced})$

Key idea: Amdahl's law quantifies the general notion of diminishing returns. It applies to any activity, not just computer programs.

Trip example: Suppose that for the New York to Paris leg, we now consider the possibility of taking a rocket ship (15 minutes) or a handy rip in the fabric of spacetime (0 minutes):

	time NY->Paris	total trip time	speedup over 747
747	8.5 hours	16.5 hours	1
SST	3.75 hours	11.75 hours	1.4
rocket	0.25 hours	8.25 hours	2.0
rip	0.0 hours	8 hours	2.1

Amdahl's law (cont)

Useful corollary to Amdahl's law:

 $\square 1 <= S_{overall} <= 1 / (1 - F_{enhanced})$

F _{enhanced}	Max S _{overall}	F _{enhanced}	$Max\ \mathbf{S}_{overall}$
0.0	1	0.9375	16
0.5	2	0.96875	32
0.75	4	0.984375	64
0.875	8	0.9921875	128

Moral: It is hard to speed up a program.

Moral++ : It is easy to make premature optimizations.

Caveats of Parallelism (I)

Speedup 1 Superiment restur mear speedup reality 1 P(# of processors) (dommshing returns) Why the realby? (1-a). T1 To= 3 non-parallelizeble par purallelizable purt/fraction of the single-processor program


Amdahl's Law

Speedup (1-x Speedup as p -> 00 sutneseck for pordel

Amdahl, "Validity of the single processor approach to achieving large scale computing capabilities," AFIPS 1967.

Caveats of Parallelism (I): Amdahl's Law


- Amdahl's Law
 - f: Parallelizable fraction of a program
 - P: Number of processors




 Amdahl, "Validity of the single processor approach to achieving large scale computing capabilities," AFIPS 1967.

Maximum speedup limited by serial portion: Serial bottleneck


Amdahl's Law Implication 1




Amdahl's Law Implication 2



Sequential Bottleneck




Why the Sequential Bottleneck?




- Parallel machines have the sequential bottleneck
- Main cause: Non-parallelizable operations on data (e.g. nonparallelizable loops) for (i = 0; i < N; i++) A[i] = (A[i] + A[i-1]) / 2
- Single thread prepares data and spawns parallel tasks (usually sequential)

Another Example of Sequential Bottleneck



45


Implications of Amdahl's Law on Design



- CRAY-1
- Russell, "The CRAY-1 computer system," CACM 1978.
- Well known as a fast vector machine
 - 8 64-element vector registers
- The fastest SCALAR machine of its time!
 - Reason: Sequential bottleneck!

Caveats of Parallelism (II)

- Amdahl's Law
 - f: Parallelizable fraction of a program
 - P: Number of processors



- Amdahl, "Validity of the single processor approach to achieving large scale computing capabilities," AFIPS 1967.
- Maximum speedup limited by serial portion: Serial bottleneck
- Parallel portion is usually not perfectly parallel
 - Synchronization overhead (e.g., updates to shared data)
 - Load imbalance overhead (imperfect parallelization)
 - Resource sharing overhead (contention among N processors)

Bottlenecks in Parallel Portion

- Synchronization: Operations manipulating shared data cannot be parallelized
 - Locks, mutual exclusion, barrier synchronization
 - Communication: Tasks may need values from each other
 - Causes thread serialization when shared data is contended
- Load Imbalance: Parallel tasks may have different lengths
 - Due to imperfect parallelization or microarchitectural effects
 - Reduces speedup in parallel portion
- Resource Contention: Parallel tasks can share hardware resources, delaying each other
 - Replicating all resources (e.g., memory) expensive
 - Additional latency not present when each task runs alone

Difficulty in Parallel Programming

- Little difficulty if parallelism is natural
 - "Embarrassingly parallel" applications
 - Multimedia, physical simulation, graphics
 - Large web servers, databases?
- Big difficulty is in
 - Harder to parallelize algorithms
 - Getting parallel programs to work correctly
 - Optimizing performance in the presence of bottlenecks

Much of parallel computer architecture is about

- Designing machines that overcome the sequential and parallel bottlenecks to achieve higher performance and efficiency
- Making programmer's job easier in writing correct and highperformance parallel programs

Parallel and Serial Bottlenecks

- How do you alleviate some of the serial and parallel bottlenecks in a multi-core processor?
- We will return to this question in the next few lectures
- Reading list:
 - Annavaram et al., "Mitigating Amdahl's Law Through EPI Throttling," ISCA 2005.
 - Suleman et al., "Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures," ASPLOS 2009.
 - Joao et al., "Bottleneck Identification and Scheduling in Multithreaded Applications," ASPLOS 2012.
 - Ipek et al., "Core Fusion: Accommodating Software Diversity in Chip Multiprocessors," ISCA 2007.
 - Hill and Marty, "Amdahl's Law in the Multi-Core Era," IEEE Computer 2008.

Bottlenecks in the Parallel Portion

- Amdahl's Law does not consider these
- How do synchronization (e.g., critical sections), and load imbalance, resource contention affect parallel speedup?
- Can we develop an intuitive model (like Amdahl's Law) to reason about these?
 - A research topic
- Example papers:
 - Eyerman and Eeckhout, "Modeling critical sections in Amdahl's law and its implications for multicore design," ISCA 2010.
 - Suleman et al., "Feedback-driven threading: power-efficient and high-performance execution of multi-threaded workloads on CMPs," ASPLOS 2008.
- Need better analysis of critical sections in real programs

Readings

- Required
 - Hill, Jouppi, Sohi, "Multiprocessors and Multicomputers," pp. 551-560 in Readings in Computer Architecture.
 - Hill, Jouppi, Sohi, "Dataflow and Multithreading," pp. 309-314 in Readings in Computer Architecture.
 - Suleman et al., "Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures," ASPLOS 2009.
 - Joao et al., "Bottleneck Identification and Scheduling in Multithreaded Applications," ASPLOS 2012.
- Recommended
 - Culler & Singh, Chapter 1
 - Mike Flynn, "Very High-Speed Computing Systems," Proc. of IEEE, 1966

Related Video

- 18-447 Spring 2013 Lecture 30B: Multiprocessors
 - http://www.youtube.com/watch?v=7ozCK_Mgxfk&list=PL5PH m2jkkXmidJOd59REog9jDnPDTG6IJ&index=31

Computer Architecture: Parallel Processing Basics

> Prof. Onur Mutlu Carnegie Mellon University

Backup slides

Readings

- Required
 - Hill, Jouppi, Sohi, "Multiprocessors and Multicomputers," pp. 551-560 in Readings in Computer Architecture.
 - Hill, Jouppi, Sohi, "Dataflow and Multithreading," pp. 309-314 in Readings in Computer Architecture.
 - Suleman et al., "Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures," ASPLOS 2009.
 - Joao et al., "Bottleneck Identification and Scheduling in Multithreaded Applications," ASPLOS 2012.
- Recommended
 - Culler & Singh, Chapter 1
 - Mike Flynn, "Very High-Speed Computing Systems," Proc. of IEEE, 1966

Referenced Readings (I)

- Thornton, "CDC 6600: Design of a Computer," 1970.
- Smith, "A pipelined, shared resource MIMD computer," ICPP 1978.
- Horner, "A new method of solving numerical equations of all orders, by continuous approximation," Philosophical Transactions of the Royal Society, 1819.
- Amdahl, "Validity of the single processor approach to achieving large scale computing capabilities," AFIPS 1967.
- Russell, "The CRAY-1 computer system," CACM 1978.

Referenced Readings (II)

- Annavaram et al., "Mitigating Amdahl's Law Through EPI Throttling," ISCA 2005.
- Suleman et al., "Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures," ASPLOS 2009.
- Joao et al., "Bottleneck Identification and Scheduling in Multithreaded Applications," ASPLOS 2012.
- Ipek et al., "Core Fusion: Accommodating Software Diversity in Chip Multiprocessors," ISCA 2007.
- Hill and Marty, "Amdahl's Law in the Multi-Core Era," IEEE Computer 2008.
- Eyerman and Eeckhout, "Modeling critical sections in Amdahl's law and its implications for multicore design," ISCA 2010.
- Suleman et al., "Feedback-driven threading: power-efficient and highperformance execution of multi-threaded workloads on CMPs," ASPLOS 2008.

Related Video

- 18-447 Spring 2013 Lecture 30B: Multiprocessors
 - http://www.youtube.com/watch?v=7ozCK_Mgxfk&list=PL5PH m2jkkXmidJOd59REog9jDnPDTG6IJ&index=31