


# Enhancing Phase-Change Memory via DRAM Cache

Brian Pak, Lincoln Roop


## Goals

- Increase the lifetime of Phase-Change Memory by reducing the number of writes to PCM
  - PCM cell write/erase endurance:  $\sim 10^7$
  - Limits PCM from being sole main memory
- Guaranteed lifetime for the worst case (e.g. wear-out attacks)
  - Protects PCM lifetime with minimal performance degradation



PCM suffers wear-out problem with multiple writes to the same location

With DRAM write-back cache, unnecessary writes to PCM can be avoided




## Approach

- Introduce an extra level of indirection: DRAM Cache
- More robust and wear-out-resistant cache replacement policy
  - *Access Density Decay (ADD) Policy*
    - Keep track of the number of accesses per block ( $A$ ) – *Access Density*
      - $A = (\alpha \times \# \text{Writes}) + (\beta \times \# \text{Reads})$ , where  $\alpha = \text{weight}_{\text{write}}, \beta = \text{weight}_{\text{read}}$
    - Decay access density by half for every  $N$  instructions
    - For eviction, a block with the least access density is evicted to PCM
- Employ wear-leveling to evenly distribute the writes across PCM (when a block is evicted from the cache)

## Experiments and Results

- Experiment I
  - PCM Lifetime comparison
    - PCM Only
    - PCM + DRAM Cache (LRU)
    - PCM + DRAM Cache (ADD)
- Result



- Experiment II
  - ADD Parameter (decay cycle) comparison
    - Decay Cycle: 200K, 500K, 1M, 2M instructions
- Result

