

P A C S

Predictive Acceleration of Critical Section Execution with Asymmetric Multi-Core Architectures


Padmanabham Patki
<ppatki>

Yifei Yao
<yifeiy>

Paul Kennedy
<pmkenned>

Carnegie Mellon University
<@ece.cmu.edu>

IDEA



Simulation results for Vanilla trace

- Environment: 4-cores, 1-Fast
- Application: 4-threads, 1-critical region


Speed-up on Fast core	Wait-cycles on ACS	Wait-cycles on PACS
1x	600	600
2x	300	102
4x	150	0

Vanilla Trace:


```
#inst:100
#predict<CR, 100>
#inst:100
Lock<CR>
#inst:100
Unlock<CR>
#inst:100
#release<>
#inst:100
```




Simulation results on X264 traces




Simulation results on X264 traces




Simulation results on X264 traces




Simulation results on X264 traces




Simulation results on X264 traces




Simulation results on X264 traces



Simulation results on X264 traces



Simulation results on X264 traces



Reasons for Anomalies

- Contention generated through false prediction

WOLF !!

WOLF !!

- ... or may be a Bug ??

Key Issues to be addressed in Milestone-3

- False predictions
 - Solution?
 - History based credibility prediction
- Late mutex identification
 - Solution?
 - History based mutex prediction