# **†** 18-600 Foundations of Computer Systems

### Lecture 25: "Performance, Power, & Energy of Computers"

John P. Shen November 29, 2017



#### Recommended References:

- "Energy per Instruction Trends in Intel<sup>®</sup> Microprocessors," by Ed Grochowski, Murali Annavaram, 2006.
- "Mitigating Amdahl's Law through EPI Throttling," by M. Annavaram, E. Grochowski, J. Shen. In 32nd ISCA 2005.



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

# **18-600** Foundations of Computer Systems

### Lecture 25: "Performance, Power, & Energy of Computers"

- A. Latency (Single-Thread) Performance (Law #1)
- **B. Throughput** (Multi-Thread) Performance (Law #2)
- C. Throughput Performance Scalability (Law #3)
- D. Performance Scalability Impediments (Law #4)
- E. Performance and Power Scaling (Law #5)
- F. Power and Energy Optimizations



### Flynn's Taxonomy of Computer Systems [Mike Flynn, 1966]



SISD – Single Instruction Stream & Single
Data Stream. (Sequential uni-processor.)
SIMD – Single Instruction Stream & Multiple
Data Streams. (Vector processing, lockstep.)
MISD – Multiple Instruction Streams &
Single Data Stream. (Stream data through multiple processing stages.)

MIMD – Multiple Instruction Streams & Multiple Data Streams. (Multi-threads & multi-processors, most general parallelism.)

- SPMD Single Program, Multiple
   Data Streams. (GPUs, not lockstep.)
- MPMD Multiple Programs, Multiple Data Streams.

11/29/2017 (© J.P. Shen)

18-600 Lecture #25

#### Carnegie Mellon University <sup>3</sup>

## Classification of Parallelism

- **SISD** Traditional sequential program on single-core processor
  - Sequential code with sequential execution semantics (single PC)
  - Can support concurrent "multi-processing" through time sharing
  - > Control-flow graph & data-flow graph embedded in sequential code
  - Achieve Instruction Level Parallelism (ILP) via aggressive control flow speculation and dataflow limit processing
- MIMD Multi-threads & multi-cores, most general type of parallelism
  - Can support simultaneous parallel "multi-processing" (multiple PCs)
  - Simultaneous traversing of multiple control-flow graphs
  - Can support both "multi-processing" and "multi-threading"
  - > Achieve Thread Level Parallelism (TLP) via program & machine parallelisms

## <u>A. Latency (Single-Thread) Performance</u> (Law #1)

Time to execute a program: T (latency)

 $T = \frac{instructions}{program} \times \frac{cycles}{instruction} \times \frac{time}{cycle}$ 

*T* = *PathLength*×*CPI*×*CycleTime* 

\* Processor performance: Perf = 1/T $Perf_{CPU} = \frac{1}{PathLength \times CPI \times CycleTime} = \frac{Frequency}{PathLength \times CPI}$ 

18-600 Lecture #25

#### **Carnegie Mellon University** <sup>5</sup>



11/29/2017 (© J.P. Shen)

<sup>18-600</sup> Lecture #25

Carnegie Mellon University 6

### Latency vs. Throughput Performance

#### Reduce Latency of Application

- Uni-processor, Single Program
- Target Single-Thread (ST) Performance
- Examples: SPEC, PC and Workstations

#### \* Increase Throughput of System

- Multi-cores/Multi-processors, Many Threads
- Target Multi-threaded/Multi-tasking Throughput
- Example: Database Transaction Processing

### Ideal Throughput (Multi-Thread) Performance



18-600 Lecture #25

#### Carnegie Mellon University <sup>8</sup>

## <u>B. Throughput (Multi-Thread) Performance</u> (Law #2)

\* Multi-Core/Multi-Thread Performance:

$$Perf_{MC} = \frac{n \times Frequency}{PL(n) \times CPI(n)}$$

#### \* Can Improve Perf<sub>MC</sub> by:

- Increasing: n (no. of CPUs or cores)
- Increasing: Frequency (CPU clock frequency)
- Decreasing: PL (dynamic instruction count)
- Decreasing: CPI (cycles/instruction)

## A Throughput Performance Scalability Model

#### \* Multi-Core/Multi-Thread <u>Speedup</u>:



\* A Rigorous <u>Scalability</u> Model (my proposal):

 $PL(n) \times CPI(n) \cong \frac{n^x PL_1 \times n^y CPI_1}{n^x PL_1 \times n^y CPI_1}$ 

11/29/2017 (© J.P. Shen)

18-600 Lecture #25

Carnegie Mellon University <sup>10</sup>

<u>C. Throughput Performance Scalability</u> (Law #3) \* Multi-Core/Multi-Thread Speedup:  $Speedup(n)_{MC} = n \times \left(\frac{PL_1 \times CPI_1}{n^x PL_1 \times n^y CPI_1}\right) = \left(\frac{n}{n^x \times n^y}\right)$ Scalability <u>Impedance</u> Functions:  $\begin{cases} n^{x} \equiv PL(n) \text{ Impedance Function} \\ n^{y} \equiv CPI(n) \text{ Impedance Function} \end{cases}$  $(n^{x} \times n^{y}) = n^{(x+y)}$   $\begin{cases} (x+y) = 1.0 \Rightarrow No Speedup \\ (x+y) = 0.0 \Rightarrow No Impedance \end{cases}$ 

11/29/2017 (© J.P. Shen)

18-600 Lecture #25

Carnegie Mellon University <sup>11</sup>

### Real World Example: Database Performance (OLTP)

\* MIMD Database Performance: TPS

$$TPS = \frac{Transactions}{Second} = \frac{n \times Frequency}{IPX(n) \times CPI(n)}$$
[Law #

#### \* Can Improve TPS by:

- Increasing: n (no. of CPUs)
- Increasing: Frequency (CPU clock frequency)
- Decreasing: *IPX* (instructions/transaction) == *PL*
- Decreasing: CPI (cycles/instruction)

### 4-way Multiprocessor Experimental Setup

Component	Intel® Xeon™ System	Intel® Itanium® 2 System	
Processors	4-way SMP, 1.6GHz	4-way SMP, 900MHz	
Caches	256KB L2, 1MB L3	256KB L2, 3MB L3	
<b>Operating System</b>	Red Hat® AS 2.1	Red Hat® AS 2.1	
Disks	24 data + 2 log	<b>32 data + 1 log</b>	
Main Memory	4GB	16GB	
Database	Oracle® 9ir2	Oracle® 10g	
OS Large Page Size	<b>4MB</b>	256MB	
SGA	3GB	14GB	

#### Based on EMON Events

- Separate User and OS components for each event
- Use multiple long runs (20-min warm up, 10-min measurement)
- Strive for standard deviation <5% for TPS & CPU utilization > 90%

Overall user execution time ~70-90%

$$PS = \frac{n \times Frequency}{IPX(n) \times CPI(n)}$$

11/29/2017 (© J.P. Shen)

18-600 Lecture #25



- TPS scales more linearly on Itanium2
  - Larger SGA implies slower I/O rate increase
     (Xeon I/O rate increases at 7KB/WH, & Itanium 2 at: 6KB/WH)
  - Bus utilization on Xeon higher than Itanium 2 (45% vs. 39%)
- \* Increasing I/O rate  $\rightarrow$  more processes & context switches
  - Clients increase from 8 to 56 on Xeon & 4 to 64 on Itanium 2
  - OS time up to 20% on Xeon & only 10% on Itanium 2

- Performance degrades with increased data set size (due to I/O rate)
- Performance improves with increased n (on IPF almost linear increase)



- Growth in IPX (quite linear) attributed to OS IPX increase
  - More I/O, more context switching
- User level IPX remains relatively constant in both systems
  - Code path through Oracle relatively constant
- Excluding NOPS, IPX at 25 WH similar for both systems!
- IPX growth less pronounced on Itanium 2

- IPX increases with increased data set size (Xeon)
- But IPX(n) doesn't increase much with increased n

11/29/2017 (© J.P. Shen)

18-600 Lecture #25



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

Carnegie Mellon University <sup>16</sup>



\* CPI increases with a "knee" but less sharp on Itanium 2!

- \* Overall CPI trend strongly determined by user CPI
  - User mode execution time more than 90% on IPF, 80% on Xeon
- \* Xeon CPI grows with P, Itanium 2 CPI does not
  - Growth attributed to higher bus utilization on Xeon

- CPI does increase with increased data set size
- CPI(n) also increases with increased n (esp. for Xeon)

11/29/2017 (© J.P. Shen)

18-600 Lecture #25

### **CPI Breakdown: Xeon**





11/29/2017 (© J.P. Shen)

18-600 Lecture #25

TPS = -

n× Frequency

 $IPX(n) \times CPI(n)$ 

## CPI Breakdown: Itanium 2



$$TPS = \frac{n \times Frequency}{\left(n^0 \times IPX_1\right) \times \left(n^{0.073} \times CPI_1\right)} Speedup(n)_{MC} = \left(\frac{n}{n^x \times n^y}\right) = n^{0.927} \text{ [Law #3]}$$

11/29/2017 (© J.P. Shen)

18-600 Lecture #25

Carnegie Mellon University <sup>19</sup>

### **CPI** Contributions

Execute Dep. Stalls **CPU** Resource Cache/TLB Cache CPI(n)Coherence DRAM Mem Bus Interconnect MP Synchronization

*n*×*Frequency* TPS  $IPX(n) \times CPI(n)$ 0.0  $\wedge$  $\wedge$ 1.0  $\times CPI$ , )| n y CPI(n) =

11/29/2017 (© J.P. Shen)

18-600 Lecture #25

Carnegie Mellon University<sup>20</sup>





11/29/2017 (© J.P. Shen)

18-600 Lecture #25

### Conspiring Forces Against Performance Scaling: Three Forms of Scalability Impediments

#### \* Algorithm

- Limitation of Language and Algorithm
- Tyranny of Amdahl's Law (sequential bottleneck)

#### \* Architecture

- Increase of Path-Length Undermines Scalability
- Increase of CPI also Undermines Scalability

#### \* Power/Thermal

- Increased Complexity and Inefficiency of Design
- Super-linear Power Scaling Relative to Performance

# D. Performance Scalability Impediments (Law #4)

#### Algorithm Scalability: (Amdahl's Law)

$$Speedup(n)_{ALG} = \frac{1}{\left(\frac{f}{1}\right) + \left(\frac{(1-f)}{n}\right)} = \frac{n}{(n-1) \times f + 1}$$

**Architecture** Scalability:

$$Speedup(n)_{ARCH} = \left(\frac{n}{n^{x} \times n^{y}}\right) = \left(\frac{n}{n^{x+y}}\right) = n^{1-(x+y)}$$

11/29/2017 (© J.P. Shen)

18-600 Lecture #25

### Relative (Additive) Degrees of Tyranny



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

#### Carnegie Mellon University<sup>25</sup>

## Combined Effect on Actual Speedup (f=0.01, x+y=0.08)



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

#### Carnegie Mellon University <sup>26</sup>

## Combined Effect on Actual Speedup (f=0.02, x+y=0.08)



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

## Combined Effect on Actual Speedup (f=0.02, x+y=0.10)



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

### Impact of Latency Performance on MP Performance



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

#### Carnegie Mellon University <sup>29</sup>

## E. Performance and Power Scaling (Law #5)



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

Carnegie Mellon University <sup>30</sup>



#### [Ed Grochowski, 2004]

## Power vs. Latency Performance

#### \* For comparison

- Factor out contributions due to process technology
- Keep contributions due to microarchitecture design
- Normalize to i486<sup>™</sup> processor
- ♦ Relative to i486<sup>™</sup> Pentium<sup>®</sup> 4 (Wmt) processor is
  - 6x faster (2X IPC at 3X frequency)
  - 23x higher power
  - Spending 4 units of power for every 1 unit of scalar performance



### Power vs. Latency & Throughput Performances



[Ed Grochowski, 2005]

CPU	EPI
I486	7 nj
Р5	10 nj
P6	17 nj
P4P-wmt	27 nj
P4P-psc	29 nj
Pentium M	9 nj



- \* Assume a large-scale CMP with potentially many cores
- Replication of cores results in (nearly) proportional increases to both throughput performance and power (hopefully).

11/29/2017 (© J.P. Shen)

18-600 Lecture #25

### Power/Performance (EPI) Evolution



[Ed Grochowski, 2004]

Intel Microprocessors	<b>EPI</b> (nj) 65nm at 1.33v
i486	10
Pentium	14
Pentium Pro	24
Pentium 4 (WMT)	38
Pentium 4 (CDM)	48
Pentium M (Banias)	13
Pentium M (Dothan)	15
Core Duo (Yonah)	11
Core Duo (Merom)	10

Power: single core power (relative to i486 baseline)

- Performance: SPECint performance (relative to i486 baseline)
- EPI: average energy spent per instruction (in nano-joules)

11/29/2017 (© J.P. Shen)

18-600 Lecture #25



CPU	EPI	SU
i486	7 nj	1
P5	10 nj	2
P6	17 nj	3.5
P4P-wmt	27 nj	6
P4P-psc	29 nj	6.5
Pentium M	9 nj	5.5
Neo-Core	5 nj	6.5

NP/DSP/GPU	EPI
IXP2800	1 nj
TMS320C6713	0.7 nj
GeF7800GTX	0.6 nj

11/29/2017 (© J.P. Shen)

18-600 Lecture #25



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

#### Power vs. MC Speedup Scaling



CPU	EPI	SU
i486	7 nj	1
Р5	10 nj	2
P6	17 nj	3.5
P4P-wmt	27 nj	6
P4P-psc	29 nj	6.5
Pentium M	9 nj	5.5
Neo core?	< 5 nj	6.5

• The scaling goal is not just the number of cores but <u>maximum</u> <u>throughput</u> within fixed power envelope.

• The key issue is not the power scaling of replicated cores, but the <u>un-core power scaling</u> that may push total power scaling towards the square law again.

11/29/2017 (© J.P. Shen)

### Future Directions

- Scalability Strategies:
  - Algorithm Languages & Specialized Parallelism
  - Architecture CPI and Path Length Reduction
  - Power/Thermal EPI Reduction & Scalable Un-core
- \* Power/Energy is the new scalability wall
- Research Challenges:
  - Sequential % mitigation for compelling workloads
  - Ultra-low EPI core with great latency performance
  - Un-core fabric with near-linear power scaling
- \* Un-core scaling is the new power goblin

## Useful Chart on Power, Voltage, Resistance, Current

Formula 1 – Electrical power equation:

**<u>Power</u>**  $P = I \times V = R \times I^2 = V^2 / R$ 

where power **P** is in watts, voltage **V** is in volts and current **I** is in amperes (DC).

If there is AC, look also at the power factor  $PF = \cos \varphi$  and  $\varphi = power factor angle$ 

(phase angle) between voltage and amperage.

Formula 2 – Mechanical power equation:

Power P = E/t = W/t

where power P is in watts, <u>Energy</u> E is in joules, and time t is in seconds. 1 W = 1 J/s.

Electric **Energy** is  $E = P \times t$  – measured in watt-hours, or also in kWh. 1J = 1N×m = 1W×s



http://www.sengpielaudio.com/calculator-ohm.htm

### Power vs. Energy

- Energy: integral of power (area under the curve)
  - Energy and power driven by different design constraints
- Power issues:
  - Power delivery (supply current @ right voltage)
  - Thermal (don't fry the chip)
  - Reliability effects (chip lifetime)
- Energy issues:
  - Limited energy capacity (battery)
  - Efficiency (work per unit energy)
- Different usage models drive tradeoffs



## F. Power and Energy Optimizations

- With constant time base, two are "equivalent"
  - 10% reduction in power => 10% reduction in energy
- Once time changes, must treat as separate metrics
  - E.g. reduce frequency to save power => reduce performance => increase time to completion => consume more energy (perhaps)
- Metric: energy-delay product per unit of work
  - Tries to capture both effects
  - Others advocate energy-delay<sup>2</sup>
  - Best to consider all
    - Plot performance (time), energy, ed, ed<sup>2</sup>

## Performance/Power Efficiency Metrics

- <u>Power</u> is good metric for deciding on the thermal envelope of the processor
- <u>Energy</u> is good metric in battery constrained environments
  - Task executed at ½ speed but ¼ power means ½ the energy (2T \* ¼ P = ½ E)
  - 2X battery life!
- <u>Energy\*Delay</u> metric gives higher weight to performance
  - Same example above, ED ((2T)<sup>2</sup> \* ¼ P) stays same
- <u>Energy\*Delay</u><sup>2</sup> gives even more weight to performance
  - Same example above shows that ½ speed is 2X worse on ED<sup>2</sup> metric

#### [Ed Grochowski, Intel, 2005]



11/29/2017 (© J.P. Shen)

18-600 Lecture #25

Carnegie Mellon University <sup>43</sup>

## Energy Storage Challenge for Mobile Devices

How long between recharges?

#### iPad2

- 25Wh = 90kJ
- 10h use = avg 2.5W

#### Kindle3

- 6.5Wh = 23kJ
- "30 day use" = 30h avg 220mW

#### Typical smartphone

- 32g, 13cc, 5.5Wh = 18kJ
- +5h charging @ max 1W
- 20mW static power = 10 days standby
- 150mW notifications = 1.3 day standby
- "typical usage" 5kJ active + 13kJ standby = 1 battery charge

iPad3

#### Carnegie Mellon University 44

Abarta

11/29/2017 (© J.P. Shen)

## Key Challenges...how far can we go?

**Key Areas** 

Active

Power

Saving

Description

- Context Based Power Management: Offloading of communication to available connectivity, and computation to companion devices or the cloud.
  - Workload Based Power Management: Manage power consumption based on actual usage and workload scenarios by leveraging heterogeneous cores and smart parallelism to reduce overall power.

Standby Power Saving

- Near-Zero-Power Standby Mode: Low-power always-on transflective bistable (TF/BS) displays; eager hibernation with instant resume.
- Ultra-Low-Power Always-On Device: Device with minimal standby functionality and seamless quick switch over to companion devices.

Energy Harvesting

- Casual Charging: Wireless inductive charging; solar charging for large surface devices.
- Anticipatory Preexecution: Speculative cross-device or cloud-based preprocessing and content prefetching.

11/29/2017 (© J.P. Shen)

18-600 Lecture #25





11/29/2017 (© J.P. Shen)

18-600 Lecture #25

## Energy Harvesting

### Effectively Approach Unlimited Standby

### Casual Charging

- Wireless inductive chargers
- Instant charging for quick fix
- Solar for large surface areas
- Cross-device energy sharing

### Anticipatory Preexecution

- Speculative pre-processing and pre-fetching
- Cloud based or cross-device based
- Context and user behavior model driven

40mW vs 1W

1W desk, nightstand, car

best case charge 3W

for 1W tablet

25x

18-600 Lecture #25

5h full charge

1h charge  $\rightarrow$  3h use

## Refactoring the Mobile Form Factors?

#### ●Laptop (avg 10W → avg 2W)

- Exploit large battery & connectivity
- Runs offloaded apps from Phone
- Gathers data for Wearable
- + Display normally off
- + 50 WH battery  $\rightarrow$  25 hours nonstop use

#### ●Smartphone (avg 200mW → avg 40mW)

- + Normally hibernating in standby
- + Offload apps to Laptop
- + Longer battery life: 5x battery life
- + 5 WH battery ightarrow 125 hours nonstop use

#### •Wearable (avg 3mW)

- + Always-on display
- + Always fresh data feeds
- Respond using Laptop or Smartphone
- + Reduces avg power of Laptop & Smartphone
- + 1.2 WH battery  $\rightarrow$  400 hours nonstop use

#### Multiple Devices, One Seamless Experience



## 18-600 Foundations of Computer Systems

### Lecture 26: "Future of Computer Systems"

John P. Shen December 4, 2017

Next Time ...



18-600 Lecture #25