18-600 Foundations of Computer Systems

Lecture 9: "Modern Superscalar Out-of-Order Processors"

John P. Shen & Gregory Kesden September 27, 2017

Lecture #7 – Processor Architecture & Design Lecture #8 – Pipelined Processor Design Lecture #9 – Superscalar O3 Processor Design

Required Reading Assignment:

- Chapter 4 of CS:APP (3rd edition) by Randy Bryant & Dave O'Hallaron.
- Recommended Reading Assignment:
 - Chapter 5 of Shen and Lipasti (SnL).



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

18-600 Foundations of Computer Systems

Lecture 9:

"Modern Superscalar Out-of-Order Processors"

- A. Instruction Flow Techniques
 - a. Control Flow Prediction
 - b. Dynamic Branch Prediction
- B. Register Data Flow Techniques
 - a. Resolving Anti and Output Dependencies
 - b. Resolving True Dependencies
 - c. Dynamic Out-of-Order Execution
- C. Memory Data Flow Techniques
 - a. Memory Data Dependencies
 - b. Load Bypassing & Load Forwarding



Modern Superscalar Processor Organization



- Buffers provide decoupling
- In OOO designs they also facilitate (re-)ordering
- More details on specific buffers to follow



From Lec #8 ...



Performance Objective: Reduce CPI as close to 1 as possible. Best Possible for Real Programs is as Low as CPI = 1.15. CAN WE DO BETTER? ... CAN WE ACHIEVE IPC > 1.0?

9/27/2017 (©J.P. Shen)

18-600 Lecture #9



Three Flow Paths of Superscalar Processors



Control Flow Graph (CFG)

Your program is actually a control flow graph

 Shows possible paths of control flow through basic blocks

Control Dependence

 Node X is control dependent on Node Y if the computation in Y determines whether X executes



main:		_	
	addi addi addi addi add bge	r2, r0, A r3, r0, B r4, r0, C r5, r0, N r10,r0, r0 r10,r5, end	BB 1
тоор.	7 207	r^{2} Ω (r^{2})	
	lw	r21, 0(r3)	BB 2
	bqe	r20, r21, T1	
	SW	r21, 0(r4)	BB 3
	b	Т2	
T1:			1
- 0	SW	r20, 0(r4)	BB 4
T2:		-	
	addi	r10,r10,1	
		r_{2} , r_{2} , 4	DD 5
	addi	r_{1} r_{2} r_{3} r_{4}	DD J
	hlt	r10.r5.1000	
end:	270	,,p	

Mapping CFG to Linear Instruction Sequence



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Branch Types and Implementation

Types of Branches

- Conditional or Unconditional?
- Subroutine Call (aka Link), needs to save PC?
- How is the branch target computed?
 - e.g. immediate, PC-relative Static Target
 - Dynamic targets e.g. register indirect
- Conditional Branch Architectures
 - Condition Code "N-Z-C-V"
 - General Purpose Register
 - Special Purposes register

- e.g. PowerPC
 - e.g. Alpha, MIPS
 - e.g. Power's Loop Count

What's So Bad About Branches?

- Robs instruction fetch bandwidth and ILP
 - Use up execution resources
 - Fragmentation of I-cache lines
 - Disruption of sequential control flow
 - Need to determine branch direction (conditional branches)
 - Need to determine branch target

Example:

- We have a N-way superscalar processor (N is large)
- A branch every 5 instructions that takes 3 cycles to resolve
- What is the effective fetch bandwidth?

Disruption of Sequential Control Flow



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Riseman and Foster's Study

➤ 7 benchmark programs on CDC-3600

- > Assume infinite machine:
 - Infinite memory and instruction stack, register file, fxn units Consider only true dependency at data-flow limit
- If bounded to single basic block, i.e. no bypassing of branches speedup is 1.72
- Suppose one can bypass conditional branches and jumps (i.e. assume the actual branch path is always known such that branches do not impede instruction execution)

Br. Bypassed:	0	1	2	8	32	128
Max Speedup:	1.72	2.72	3.62	7.21	24.4	51.2

Dynamic Branch Prediction Tasks

Target Address Generation

- Access register
 - PC, GP register, Link register
- Perform calculation
 - +/- offset, auto incrementing/decrementing
- \Rightarrow Target Speculation

Condition Resolution

- Access register
 - Condition code register, data register, count register
- Perform calculation
 - Comparison of data register(s)
- \Rightarrow Condition Speculation





- A small "cache-like" memory in the instruction fetch stage
- Remembers previously executed branches, their addresses (PC), information to aid target prediction, and most recent target addresses
- I-fetch stage compares current PC against those in BTB to "guess" nPC
 - If matched then prediction is made else nPC=PC+N
 - If predict taken then nPC=target address in BTB else nPC=PC+N
 - When branch is actually resolved, BTB is updated

9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Carnegie Mellon University ¹⁶

More on BTB (aka BTAC)

- Typically a large associative structure
 - Pentium3: 512 entries, 4-way; Opteron: 2K entries, 4-way
- Entry format
 - Valid bit, address tag (PC), target address, fall-through BB address (length of BB), branch type info, branch direction prediction
- BTB provides both target and direction prediction
- Multi-cycle BTB access?
 - The case in many modern processors (2 cycle BTB)
 - Start BTB access along with I-cache in cycle 0
 - In cycle 1, fetch from PC+N (predict not-taken)
 - In cycle 2, use BTB output to verify
 - 1 cycle fetch bubble if branch was taken



N-Way Set-Associative Memory k-bit index 2^k • N blocks

Branch Target Prediction for Function Returns

- In most languages, function calls are fully nested
 - If you call $A() \Rightarrow B() \Rightarrow C() \Rightarrow D()$
 - Your return targets are $PCc \Rightarrow PCb \Rightarrow PCa \Rightarrow PCmain$
- Return address stack (RAS)
 - A FILO structure for capturing function return addresses
 - Operation
 - On a function call retirement, push call PC into the stack
 - On a function return, use the top value in the stack & pop
 - A 16-entry RAS can predict returns almost perfectly
 - Most programs do not have such a deep call tree
 - Sources of RAS inaccuracies
 - Deep call statements (circular buffer overflow will lose older calls)
 - Setjmp and longjmp C functions (irregular call semantics)

Return Address Stack (RAS) Operation



RAS Effectiveness & Size (SPEC CPU'95)



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Branch Condition Prediction

Biased For Not Taken

- Does not affect the instruction set architecture
- Not effective in loops

Software Prediction

- Encode an extra bit in the branch instruction
 - Predict not taken: set bit to 0
 - Predict taken: set bit to 1
- Bit set by compiler or user; can use profiling
- Static prediction, same behavior every time
- Prediction Based on Branch Offsets
 - Positive offset: predict not taken
 - Negative offset: predict taken
- Prediction Based on History

History-Based Branch Direction Prediction



- Track history of previous directions of branches (T or NT)
- History can be local (per static branch) or global (all branches)
- Based on observed history bits (T or NT), a FSM makes a prediction of Taken or Not Taken
- Assumes that future branching behavior is predictable based on historical branching behavior

History-Based Branch Prediction



[James E Smith, CDC, 1981]

Example Prediction Algorithm

 Prediction accuracy approaches maximum with as few as 2 preceding branch occurrences used as history



<u>Results</u> (%)

IBM1

93.3

IBM2

96.5

last two branchesnext prediction Ν Ν NN History avoids mispredictions ΤN due to one time events Canonical example: loop exit Ν 2-bit FSM as good as n-bit FSM CDC IBM3 IBM4 DEC Saturating counter as good as 90.6 90.8 97.5 83.4 any FSM

Other Prediction Algorithms



Combining prediction accuracy with BTB hit rate (86.5% for 128 sets of 4 entries each), branch prediction can provide the net prediction accuracy of approximately 80%. This implies a 5-20% performance enhancement.

9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Dynamic Branch Prediction Based on History

- Use HW tables to track history of direction/targets
 - nextPC = function(PC, history)
- Need to verify prediction
 - Branch still gets to execute



PowerPC 604 Branch Predictor: BHT & BTAC

BTAC:

- 64 entries
- Fully associative
- Hit \rightarrow predict taken

BHT:

- 512 entries
- Direct mapped
- 2-bit saturating counter
- History based prediction
- Overrides BTAC prediction



18-600 Lecture #9

Modern Superscalar Processor Organization



9/27/2017 (©J.P. Shen)

18-600 Lecture #9





9/27/2017 (©J.P. Shen)

18-600 Lecture #9

INSTRUCTION EXECUTION MODEL

Register Data Flow

Each ALU Instruction:



For an instruction to execute:

- Need availability of functional unit Fn (structural dependency)
- Need availability of Rj and Rk (RAW: true data dependency)
- Need availability of Ri (WAR and WAW: anti and output dependencies)

Causes of Register Storage Conflict

REGISTER RECYCLING

MAXIMIZE USE OF REGISTERS MULTIPLE ASSIGNMENTS OF VALUES TO REGISTERS **OUT OF ORDER ISSUING AND COMPLETION**

LOSE IMPLIED PRECEDENCE OF SEQUENTIAL CODE LOSE 1-1 CORRESPONDENCE BETWEEN VALUES AND REGISTERS



Reason for WAW and WAR: Register Recycling

COMPILER REGISTER ALLOCATION

Intermediate code

 Infinite number of symbolic registers

 One used per value definition

 Register Allocation via graph coloring

> Map symbolic registers to few architectural registers

 Leads to register reuses



9/27/2017 (©J.P. Shen)

Register Renaming: The Idea

Anti and output dependencies are false dependencies

- The dependency is on name/location rather than data
- Given unlimited number of registers, anti and output dependencies can always be eliminated Original
 Renamed

$$r1 \leftarrow r2 / r3$$

$$r1 \leftarrow r2 / r3$$

$$r4 \leftarrow r1 * r5$$

$$r1 \leftarrow r3 + r6$$

$$r3 \leftarrow r1 - r4$$

$$r9 \leftarrow r8 - r4$$

18-600 Lecture #9

Carnegie Mellon University ³⁴

Register Renaming

Register Renaming Resolves:

Anti-Dependences Output Dependences



Physical Registers



Design of Redundant Registers Number: One Multiple **Allocation: Fixed for Each Register Pooled for all Regsiters** Location: **Attached to Register File** (Centralized) Attached to functional units (Distributed)

9/27/2017 (©J.P. Shen)

18-600 Lecture #9



- Unified/merged register file MIPS R10K, Alpha 21264
 - Registers change role architecture to renamed
- Rename register file (RRF) PA 8500, PPC 620
 - Holds new values until they are committed to ARF (extra transfer)
- Renaming in the ROB Pentium III
- Note: can have a single scheme or separate for integer/FP

Number of Rename Registers

- Naïve: as many as the number of pending instructions
 - Waiting to be scheduled + executing + waiting to commit
- Simplification
 - Do not need renaming for stores, branches, ...
- Usual approach:
 - # scheduler entries ≤ # RRF entries ≤ # ROB entries

Examples:

- PPC 620: scheduler 15, RRF 16 (RRF), ROB 16
- MIPS R12000: scheduler 48, RRF 64 (merged), ROB 48
- Pentium III: scheduler 20, RRF 40 (in ROB), ROB 40

Integrating Map Table with the ARF



(a)



9/27/2017 (©J.P. Shen)

18-600 Lecture #9



¹⁸⁻⁶⁰⁰ Lecture #9



Steps in Dynamic OOO Execution (1)

FETCH instruction (in-order, speculative)

I-cache access, predictions, insert in a fetch buffer

DISPATCH (in-order, speculative)

- Read operands from Register File (ARF) and/or Rename Register File (RRF)
 - RRF may return a ready value or a Tag for a physical location
- Allocate new RRF entry (rename destination register) for destination
- Allocate Reorder Buffer (ROB) entry
- Advance instruction to appropriate entry in the scheduling hardware
 - Typical name for centralized: Issue Queue or Instruction Window
 - Typical name for distributed: Reservation Stations

TSteps in Dynamic OOO Execution (2)

ISSUE & EXECUTE (out-of-order, speculative)

- Scheduler entry monitors result bus for rename register Tag(s) for pending operand(s)
 - Find out if source operand becomes ready; if Tag(s) match, latch in operand(s)
- When all operands ready, instruction is ready to be issued into FU (wake-up)
- Issue instruction into FU, deallocate scheduler entry, no further stalling in FU pipe
 - Issuing is subject to structural hazards and scheduling priorities (select)
- When execution finishes, broadcast result to waiting scheduler entries and RRF entry
- COMMIT/RETIRE/GRADUATE (in-order, non-speculative)
 - When ready to commit result into "in-order" (architectural) state (head of the ROB):
 - Update architectural register from RRF entry, deallocate RRF entry, and if it is a store instruction, advance it to Store Buffer
 - Deallocate ROB entry and instruction is considered architecturally completed
 - Update predictors based on instruction result



Reorder Buffer Implementation

Busy Issued Finished Instruction Rename Speculative Valid

(a)



- Reorder Buffer
 - "Bookkeeping"
 - Can be instructiongrained, or blockgrained (4-5 ops)

9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Elements of Modern Micro-Dataflow Engine



Dynamic Scheduling Implementation Cost

- To support N-way dispatch per cycle
 - Nx2 simultaneous lookups into the rename map (or associative search)
 - N simultaneous write ports into the IW and the ROB
- To support N-way issue per cycle (assuming read at issue)
 - I prioritized associative lookup of N entries
 - N read ports into the IW
 - Nx2 read ports into the RF
- To support N-way complete per cycle
 - N write ports into the RF and the ROB
 - Nx2 associative lookup and write in IW
- To support N-way retire per cycle
 - N read ports in the ROB
 - N ports into the RF (potentially)



Memory Operations and Memory Data Flow

- So far, we only considered register-register instructions
 - Add, sub, mul, branch, jump,
- Loads and Stores
 - Necessary because we don't have enough registers for everything
 - Memory allocated objects, register spill code
 - RISC ISAs: only loads and stores access memory
 - CISC ISAs: memory micro-ops are essentially RISC loads/stores
- Steps in load/store processing
 - Generate address (not fully encoded by instruction)
 - Translate address (virtual ⇒ physical) [due to virtual memory]
 - Execute memory access (actual load/store)

Memory Data Dependencies

- Besides branches, long memory latencies are one of the biggest performance challenges today.
- To preserve sequential (in-order) state in the data caches and external memory (so that recovery from exceptions is possible) stores are performed in order. This takes care of antidependences and output dependences to memory locations.
- However, loads can be issued out of order with respect to stores if the out-of-order loads check for data dependences with respect to previous, pending stores.



Memory Data Dependency Terminology

- "<u>Memory Aliasing</u>" = Two memory references involving the same memory location (collision of two memory addresses).
- "<u>Memory Disambiguation</u>" = Determine whether two memory references will alias or not (whether there is a dependence or not).
- Memory Dependency Detection:
 - Must compute effective addresses of both memory references
 - Effective addresses can depend on run-time data and other instructions
 - Comparison of addresses require much wider comparators

Example code:



In-Order (Total Ordering) Load/store Processing

- Stores
 - Allocate store buffer entry at DISPATCH (in-order)
 - When register value available, issue and calculate address ("finished")
 - When all previous instructions retire, store considered completed
 - Store buffer split into "finished" and "completed" part through pointers
 - Completed stores go to memory in order
- Loads
 - Loads remember the store buffer entry of the last store before them
 - A load can issue when
 - Address register value is available AND
 - All older stores are considered "completed"



9/27/2017 (©J.P. Shen)

¹⁸⁻⁶⁰⁰ Lecture #9



18-600 Lecture #9

Load Bypassing & Load Forwarding: Motivation



Load Bypassing

> Loads can be allowed to bypass older stores if no aliasing is found

- Older stores' addresses must be computed before loads can be issued to allow checking for RAW load dependences. If dependence cannot be checked, e.g. store address cannot be determined, then all subsequent loads are held until address is valid (conservative).
- Alternatively a load can assume no aliasing and bypass older stores speculatively
 - Validation of no aliasing with previous stores must be done and mechanism for reversing the effect must be provided.
- Stores are kept in ROB until all previous instructions complete, and kept in the store buffer until gaining access to cache port.
 - At completion time, a store is moved to the Completed Store Buffer to wait for turn to access cache. Store buffer is "future file" for memory.

Store is consider completed. Latency beyond this point has little effect on the processor throughput.



Load Forwarding

If a pending load is RAW dependent on an earlier store still in the store buffer, it need not wait till the store is issued to the data cache

The load can be directly satisfied from the store buffer if both load and store addresses are valid and the data is available in the store buffer

Since data is sourced directly from the store buffer, this avoids the latency (and power consumption) of accessing the data cache



The "DAXPY" Example

Y(i) = A * X(i) + Y(i)



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Load Forwarding:

Performance Gains From Weak Ordering

Load Bypassing:



Performance gain:

Load bypassing: 11%-19% increase over total ordering Load forwarding: 1%-4% increase over load bypassing

9/27/2017 (©J.P. Shen)

18-600 Lecture #9



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Memory Bottleneck Techniques

Dynamic Hardware (Microarchitecture):

- Use Multiple Load/Store Units (need multiported D-cache)
- Use More Advanced Caches (victim cache, stream buffer)
- Use Hardware Prefetching (need load history and stride detection)
- Use Non-blocking D-cache (need missed-load buffers/MSHRs)
- Large instruction window (memory-level parallelism)

<u>Static Software</u> (Code Transformation):

- Insert Prefetch or Cache-Touch Instructions (mask miss penalty)
- Array Blocking Based on Cache Organization (minimize misses)
- Reduce Unnecessary Load/Store Instructions (redundant loads)
- Software Controlled Memory Hierarchy (expose it to above DSI)



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Prefetching Data Cache



9/27/2017 (©J.P. Shen)

18-600 Lecture #9



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Introduction

- ARM Cortex-A9 is the 2nd generation of ARM MPCore technology series
- High performance
- Uses ARMv7-A ISA
- Used many embedded devices due to its ability to control different level of power consumption

 essential for mobile devices

Cortex-A9 MultiCore Processor



9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Apple A5

- IPhone 4s, IPad2, IPad mini
- consists of a dual-core ARM Cortex-A9 MPCore CPU
- Max. CPU clock rate
 - 0.8GHz for IPhone 4s
 - 1GHz for IPad2, mini\
- L1 cache: 32 KB instruction + 32 KB data
- L2 cache: 1 MB





PlayStation Vita SoC

- Four Cortex-A9 processors
- Graphics: Quad-core
 PowerVR SGX543MP4+
- 2 GHz CPU clock rate
- Power: 2200 mAh, 3-5 hours
- 2.2 million units sold



Exynos 4

Samsung Galaxy S III, Galaxy Note

- Quad-core ARM Cortex A-9
- CPU: 1.4-1.6 GHz
- over 10 million note sold
- over 50 million of S III sold





18-600 Foundations of Computer Systems

Lecture 10: "The Memory Hierarchy"

John P. Shen & Gregory Kesden October 2, 2017

Required Reading Assignment:

- Chapter 6 of CS:APP (3rd edition) by Randy Bryant & Dave O'Hallaron.
- Recommended Reference:
 - Chapter 3 of Shen and Lipasti (SnL).

Electrical & Computer ENGINEERING

Carnegie Mellon University 70

9/27/2017 (©J.P. Shen)

18-600 Lecture #9

Next Time