18-600 Foundations of Computer Systems

Lecture 8: "Pipelined Processor Design"

John P. Shen & Gregory Kesden September 25, 2017

Lecture #7 – Processor Architecture & Design Lecture #8 – Pipelined Processor Design Lecture #9 – Superscalar O3 Processor Design

Required Reading Assignment:

- Chapter 4 of CS:APP (3rd edition) by Randy Bryant & Dave O'Hallaron.
- Recommended Reference:
 - Chapters 1 and 2 of Shen and Lipasti (SnL).



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

18-600 Foundations of Computer Systems

Lecture 8: "Pipelined Processor Design"

1. Instruction Pipeline Design

- a. Motivation for Pipelining
- b. Typical Processor Pipeline
- c. Resolving Pipeline Hazards
- 2. Y86-64 Pipelined Processor (PIPE)
 - a. Pipelining of the SEQ Processor
 - b. Dealing with Data Hazards
 - c. Dealing with Control Hazards
- 3. Motivation for Superscalar



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

From Lec #7 ...



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Computational Example





- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle of at least 320 ps

3-Way Pipelined Version





- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage A.
 - Begin new operation every 120 ps
- Overall latency increases
 - 360 ps from start to finish

Pipeline Diagrams

> Unpipelined



- Cannot start new operation until previous one completes
- > 3-Way Pipelined



"The Chipotle Model"

• Up to 3 operations in process simultaneously

Operating a Pipeline



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Pipelining Fundamentals

- > Motivation:
 - Increase throughput with little increase in hardware.

Bandwidth or Throughput = Performance

Bandwidth (BW) = no. of tasks/unit time

 \succ For a system that operates on one task at a time:

- BW = 1/delay (latency)
- BW can be increased by pipelining if many operands exist which need the same operation, i.e. many repetitions of the same task are to be performed.
- > Latency required for each task remains the same or may even increase slightly.

Limitations: Register Overhead



- As we try to deepen pipeline, overhead of loading registers becomes more significant
- Percentage of clock cycle spent loading register:
 - 1-stage pipeline: 6.25%
 - 3-stage pipeline: 16.67%
 - 6-stage pipeline: 28.57%
- High speeds of modern processor designs obtained through very deep pipelining

Pipelining Performance Model



Hardware Cost Model

Starting from an un-pipelined version with hardware cost G

 $Cost_{pipelined} = kL + G$

where

- L = cost of adding each latch, and
- **k** = number of stages



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

[Peter M. Kogge, 1981]

Cost/Performance Trade-off

Cost/Performance:

C/P = [Lk + G] / [1/(T/k + S)] = (Lk + G) (T/k + S)= LT + GS + LSk + GT/k

Optimal Cost/Performance: find min. C/P w.r.t. choice of k









9/25/2017 (©J.P. Shen)

18-600 Lecture #8

"Optimal" Pipeline Depth (k_{opt}) Examples



¹⁸⁻⁶⁰⁰ Lecture #8

Typical Instruction Processing Steps

Processor State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Processing Flow

- Read instruction at address specified by PC
- Process through (four) typical steps
- Update program counter
- (Repeat)

1. Fetch

- Read instruction from instruction memory
- 2. Decode
 - Determine Instruction type; Read program registers
- 3. Execute
 - Compute value or address
- 4. Memory
 - Read or write data in memory
- 5. Write Back
 - Write program registers
- 6. PC Update
 - Update program counter

valM 🖌

Addr, Data

Cnd

aluA, aluB

d_srcA, d_srcB

CC

Data

memory

ALU

valA, valB

A B Register

file

valP

PC

incremen

f_pc

Write back

predPC

W_valE, W_valM, W_dstE, W_dstM





9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Carnegie Mellon University ¹⁵

Instruction Dependencies & Pipeline Hazards



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Inter-Instruction Dependencies

- True data dependency
 - $\begin{array}{r_3 \leftarrow r_1 \text{ op } r_2 \\ r_5 \leftarrow r_3 \text{ op } r_4 \end{array}$
- Anti-dependency
 - $\begin{array}{r_3 \leftarrow r_1 \text{ op } r_2 \\ r_1 \leftarrow r_4 \text{ op } r_5 \end{array}$
- Output dependency

$$\begin{matrix} \mathsf{r}_3 \ \leftarrow \ \mathsf{r}_1 \ \text{op} \ \mathsf{r}_2 \\ \mathsf{r}_5 \ \leftarrow \ \mathsf{r}_3 \ \text{op} \ \mathsf{r}_4 \\ \mathsf{r}_3 \ \leftarrow \ \mathsf{r}_6 \ \text{op} \ \mathsf{r}_7 \end{matrix}$$

Control dependency

Read-after-Write (RAW)

Write-after-Read (WAR)



9/25/2017 (©J.P. Shen)

Example: Quick Sort for MIPS



9/25/2017 (©J.P. Shen)

Resolving Pipeline Hazards

Pipeline Hazards:

- Potential violations of program dependencies
- Must ensure program dependencies are not violated

Hazard Resolution:

- Static Method: Performed at compiled time in software
- Dynamic Method: Performed at run time using hardware

Pipeline Interlock:

- Hardware mechanisms for dynamic hazard resolution
- Must detect and enforce dependencies at run time

Pipeline Hazards

- > Necessary conditions for data hazards:
 - WAR: write stage earlier than read stage
 - Is this possible in the F-D-E-M-W pipeline?
 - WAW: write stage earlier than write stage
 - Is this possible in the F-D-E-M-W pipeline?
 - RAW: read stage earlier than write stage
 - Is this possible in the F-D-E-M-W pipeline?
- If conditions not met, no need to resolve
- Check for both register and memory dependencies



18-600 Lecture #8



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Carnegie Mellon University ²¹

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Dealing with Data Hazards

Must first detect RAW hazards

- Compare read register specifiers for newer instructions with write register specifiers for older instructions
- Newer instruction in D; older instructions in E, M
- Resolve hazard dynamically
 - <u>Stall</u> or <u>forward</u>
- ➢ Not all hazards because
 - No register written (store or branch)
 - No register is read (e.g. addi, jump)
 - Do something only if necessary
 - Use special encodings for these cases to prevent spurious detection



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition



9/25/2017 (©J.P. Shen)

18-600 Lecture #8



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Carnegie Mellon University ²⁶

18-600 Foundations of Computer Systems

Lecture 8: "Pipelined Processor Design"

- **1. Instruction Pipeline Design**
 - a. Motivation for Pipelining
 - b. Typical Processor Pipeline
 - c. Resolving Pipeline Hazards

2. Y86-64 Pipelined Processor (PIPE)

- a. Pipelining of the SEQ Processor
- b. Dealing with Data Hazards
- c. Dealing with Control Hazards
- 3. Motivation for Superscalar





PIPE Hardware

- Pipeline registers hold intermediate values from instruction execution
- Instructions propagate "upward"
 - Older instructions "higher" in PIPE
 - Values passed from one stage to next
 - Cannot jump past stages
 - e.g., valC passes through decode



9/25/2017 (©J.P. Shen)

Feedback Paths

- Predicted PC
 - Guess value of next PC
- Branch information
 - Jump taken/not-taken
 - Fall-through or target address
- Return point
 - Read from memory
- Register updates
 - To register file write ports



18-600 Lecture #8



- Start fetch of new instruction after current one has completed fetch stage
 - Not enough time to reliably determine next instruction
- Guess which instruction will follow
 - Recover if prediction was incorrect

Our Prediction Strategy

- Instructions that Don't Transfer Control
 - Predict next PC to be valP
 - Always reliable
- Call and Unconditional Jumps
 - Predict next PC to be valC (destination)
 - Always reliable
- Conditional Jumps
 - Predict next PC to be valC (destination)
 - Only correct if branch is taken
 - Typically right 60% of time
- Return Instruction
 - Don't try to predict

Recovering from PC Misprediction



- Mispredicted Jump
 - Will see branch condition flag once instruction reaches memory stage
 - Can get fall-through PC from valA (value M_valA)

• Return Instruction

• Will get return PC when ret reaches write-back stage (W_valM)

18-600 Lecture #8

Resolving Pipeline Hazards

Data Hazards

- Instruction having register R as source follows shortly after instruction having register R as destination (RAW)
- Common condition, don't want to slow down pipeline

Control Hazards

- Mispredict conditional branch
 - Our design predicts all branches as being taken
 - Naïve pipeline executes two extra instructions
- Getting return address for ret instruction
 - Naïve pipeline executes three extra instructions
- Making Sure It Really Works
 - What if multiple special cases happen simultaneously?

Jop's Vop's Data

demo-h2.ys 0x000: irmovq \$10,%rdx 0x00a: irmovq \$3,%rax 0x014: nop 0x015: nop 0x016: addq %rdx,%rax 0x018: halt



1

F

oendencies: Non Data

demo-h0.ys
0x000: irmovq\$10,%rdx
0x00a: irmovq \$3,%rax
0x014: addq %rdx,%rax
0x016: halt



18-600 Lecture #8
Stallir

# demo•	-h2.ys	1	2	3	4	5	6	7	8	9	10	11	
)x000:	irmovq \$10,%rdx	F	D	E	Μ	W							
0x00a:	irmovq \$3,%rax		F	D	E	Μ	W						
0x014:	nop			F	D	E	Μ	W					
0x015:	nop				F	D	E	Μ	W				
	bubble						Ľ	E	Μ	W			
0x016:	addq %rdx,%rax					F	D	D	E	Μ	W		
0x018:	halt						F	F	D	E	Μ	W	

- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

Stall Condition

Source Registers

- srcA and srcB of current instruction in decode stage
- Destination Registers
 - dstE and dstM fields
 - Instructions in execute, memory, and write-back stages
- Special Case
 - Don't stall for register ID 15 (0xF)
 - Indicates absence of register operand
 - Or failed cond. move





18-600 Lecture #8

Carnegie Mellon University ³⁹



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

What Happens When Stalling?

# demo-h0.ys	
0x000: irmovq \$10,%rdx	
0x00a: irmovq \$3,%rax	
0x014: addq %rdx,%rax	
0x016: halt	

	Cycle 8
Write Back	bubble
Memory	bubble
Execute	0x014: addq %rdx,%rax
Decode	0x016: halt
Fetch	

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages

Stalling mplementing



- Pipeline Control
 - Combinational logic detects stall condition
 - Sets mode signals for how pipeline registers should update

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Carnegie Mellon University ⁴²

Pipeline Register Modes



9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Data Forwarding

Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage
- Observation
 - Value generated in execute or memory stage
- Trick
 - Pass value directly from generating instruction to decode stage
 - Needs to be available at end of decode stage

Data Forwarding Example

demo-h2.ys 0x000: irmovq\$10,% rdx 0x00a: irmovq \$3,% rax 0x014: nop 0x015: nop 0x016: addq % rdx,% rax 0x018: halt



- irmovq in write-back stage
- Destination value in W pipeline register
- Forward as valB for decode stage



Data Forwarding Example #2

demo-h0.ys
0x000: irmovq \$10,%rdx
0x00a: irmovq \$3,%rax
0x014: addq %rdx,%rax
0x016: halt



- Generated by ALU during previous cycle
- Forward from memory as valA
- > Register % rax
 - Value just generated by ALU
 - Forward from execute as valB



Forwarding Priority

demo-priority.ys
0x000: irmovq \$1, %rax
0x00a: irmovq \$2, %rax
0x014: irmovq \$3, %rax
0x01e: rrmovq %rax, %rdx
0x020: halt

Multiple Forwarding Choices

- Which one should have priority
- Match serial semantics
- Use matching value from earliest pipeline stage



1



Implementing Forwarding

- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage



Implementing Forwarding

```
## What should be the A value?
int d valA = [
  # Use incremented PC
    D icode in { ICALL, IJXX } : D valP;
  # Forward valE from execute
    d srcA == e dstE : e valE;
  # Forward valM from memory
    d srcA == M dstM : m valM;
  # Forward valE from memory
    d srcA == M dstE : M valE;
  # Forward valM from write back d srcA ==
W dstM : W valM;
  # Forward valE from write back
    d srcA == W dstE : W valE;
  # Use value read from register file
    1 : d rvalA;
];
```

Limitation of Forwarding



 $valB \leftarrow R[\$rax] = 0$

Load-use dependency

- Value needed by end of decode stage in cycle 7
- Value read from memory in memory stage of cycle 8

Avoiding Load/Use Hazard



oad/Use)etectir



Condition	Trigger
Load/Use Hazard	<pre>E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }</pre>

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Control for Load/Use Hazard



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Branch Misprediction Example

demo-j.ys

0x000:		xorq %1	cax,	frax				
0x002:		jne t			#	Not tal	ken	
0x00b:		irmovq	\$1,	grax	#	Fall th	nroug	gh
0x015:		nop						
0x016:		nop						
0x017:		nop						
0x018:		halt						
0x019:	t:	irmovq	\$3,	%rdx	#	Target		
0x023:		irmovq	\$4 ,	%rcx	#	Should	not	execute
0x02d:		irmovq	\$5 ,	%rdx	#	Should	not	execute

• Should only execute first 8 instructions

10

Handling Misprediction

demo-j.ys



3

4 5

Predict branch as taken

Fetch 2 instructions at target

Cancel when mispredicted

- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet

Detecting Mispredicted Branch



Condition	Trigger
Mispredicted Branch	<pre>E_icode = IJXX & !e_Cnd</pre>

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Control for Misprediction



Condition	F	D	Ē	М	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Return Example

demo-retb.ys

irmova Stack gran	# Intialize stack nointer
IIMOVY SCACK, SISP	# INCLAIIZE SCACK POINCEL
call p	# Procedure call
irmovq \$5,%rsi	# Return point
halt	
.pos 0x20	
p: irmovq \$-1,%rdi	# procedure
ret	
irmovq \$1,%rax	<pre># Should not be executed</pre>
irmovq \$2,%rcx	<pre># Should not be executed</pre>
irmovq \$3,%rdx	<pre># Should not be executed</pre>
irmovq \$4,%rbx	<pre># Should not be executed</pre>
.pos 0x100	
Stack:	<pre># Stack: Stack pointer</pre>
	<pre>irmovq Stack,%rsp call p irmovq \$5,%rsi halt .pos 0x20 p: irmovq \$-1,%rdi ret irmovq \$1,%rax irmovq \$2,%rcx irmovq \$3,%rdx irmovq \$4,%rbx .pos 0x100 Stack:</pre>

• Previously executed three additional instructions



Detecting Return

Condition	Trigger
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Control for Return

Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal

18-600 Lecture #8

Special Control Cases

Detection

Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Action (on next cycle)

Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

Pipeline mplem

- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

18-600 Lecture #8

Control Combinations

- Special cases that can arise on same clock cycle
- Combination A
 - Not-taken branch
 - ret instruction at branch target
- Combination B
 - Instruction that reads from memory to <code>%rsp</code>
 - Followed by ret instruction

- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M_valM anyhow

Control Combination B

Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble *and* stall pipeline register D
- Signaled by processor as pipeline error

Handling Control Combination B

Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Corrected Pipeline Control Logic

Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

• Load/use hazard should get priority

• ret instruction should be held in decode stage for additional cycle

18-600 Foundations of Computer Systems

Lecture 8: "Pipelined Processor Design"

- **1. Instruction Pipeline Design**
 - a. Motivation for Pipelining
 - b. Typical Processor Pipeline
 - c. Resolving Pipeline Hazards
- 2. Y86-64 Pipelined Processor (PIPE)
 - a. Pipelining of the SEQ Processor
 - b. Dealing with Data Hazards
 - c. Dealing with Control Hazards

3. Motivation for Superscalar

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

3 Major Penalty Loops of (Scalar) Pipelining

Performance Objective: Reduce CPI as close to 1 as possible. Best Possible for Real Programs is as Low as CPI = 1.15. CAN WE DO BETTER? ... CAN WE ACHIEVE IPC > 1.0?

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Amdahl's Law and Instruction Level Parallelism

N = max speedup for f

$$\succ$$
 Overall speedup \rightarrow \rightarrow

$$Speedup = \frac{1}{(1-f) + \frac{f}{N}}$$

9/25/2017 (©J.P. Shen)

18-600 Lecture #8
Revisit Amdahl's Law

Sequential bottleneck

Even if N is infinite



• Performance limited by non-vectorizable portion (1-f)



Pipelined Processor Performance Model



▶g = fraction of time pipeline is filled▶1-g = fraction of time pipeline is not filled (stalled)

Pipelined Processor Performance Model



- ➤"Tyranny of Amdahl's Law"
 - When g is even slightly below 100%, a big performance hit will result
 - Stalled cycles in the pipeline are the key adversary and must be minimized as much as possible
 - Can we somehow fill the pipeline bubbles (stalled cycles)?



Superscalar Proposal

Moderate the tyranny of Amdahl's Law

- Ease the sequential bottleneck
- More generally applicable
- Robust (less sensitive to f)
- Revised Amdahl's Law:





18-600 Foundations of Computer Systems

Lecture 9: "Superscalar Out-of-Order (O3) Processors"

John P. Shen & Gregory Kesden September 27, 2017

Required Reading Assignment:

- Chapter 4 of CS:APP (3rd edition) by Randy Bryant & Dave O'Hallaron.
- Recommended Reading Assignment:
 - Chapter 4 of Shen and Lipasti (SnL).

Electrical & Computer ENGINEERING

Next Time ...

9/25/2017 (©J.P. Shen)

18-600 Lecture #8

Carnegie Mellon University 79