
18-600 Foundations of Computer Systems

Lecture 2: "Computer Systems: The Big Picture"

John P. Shen & Gregory Kesden August 30, 2017

Recommended Reference:

- Chapters 1 and 2 of Shen and Lipasti (SnL).
- Other Relevant References:
 - "A Detailed Analysis of Contemporary ARM and x86 Architectures" by
 - Emily Blem, Jaikrishnan Menon, and Karthikeyan Sankaralingam . (2013)
 - "Amdahl's and Gustafson's Laws Revisited" by Andrzej Karbowski. (2008)





8/30/2017 (©J.P. Shen)

18-600 Lecture #2

18-600 Foundations of Computer Systems

Lecture 2: "Computer Systems: The Big Picture"


1. Instruction Set Architecture (ISA)

- a. Hardware / Software Interface (HSI)
- b. Dynamic / Static Interface (DSI)
- c. Instruction Set Architecture Design & Examples

2. Historical Perspective on Computing

- a. Major Epochs of Modern Computers
- b. Computer Performance Iron Law (#1)
- 3. "Economics" of Computer Systems
 - a. Amdahl's Law and Gustafson's Law
 - b. Moore's Law and Bell's Law





18-600 Lecture #2

[Gerrit Blaauw & Fred Brooks, 1981]

Instruction Set Processor Design

ARCHITECTURE: (ISA) <u>programmer/compiler view</u> = **SPECIFICATION**

- Functional programming model to application/system programmers
- Opcodes, addressing modes, architected registers, IEEE floating point

IMPLEMENTATION: (µarchitecture) processor designer view

- Logical structure or organization that performs the ISA specification
- Pipelining, functional units, caches, physical registers, buses, branch predictors

REALIZATION: (Chip) <u>chip/system designer view</u>

- Physical structure that embodies the implementation
- Gates, cells, transistors, wires, dies, packaging

Lecture 2: "Computer Systems: The Big Picture"

1. Instruction Set Architecture (ISA)

- a. Hardware / Software Interface (HSI)
- b. Dynamic / Static Interface (DSI)
- c. Instructure Set Architecture Design & Examples




Carnegie Mellon University 5

18-600 Lecture #2

The Von Neumann Stored Program Computer


• **The Classic Von Neumann Computation Model**: Proposed in 1945 by John Von Neumann and others (Alan Turing, J. Presper Eckert and John Mauchly).




Anatomy of a Computer System: (ISA)

> What is a Computer System?

- Software + Hardware
- ✤ Programs + Computer → [Application program + OS] + Computer
- Programming Languages + Operating Systems + Computer Architecture




8/30/2017 (©J.P. Shen)



8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Computer Dynamic/Static Interface (DSI)




DSI = ISA = a contract between the program and the machine.

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

[B. Rau & J. Fisher, 1993]

Dynamic/Static Design Space: DSI Placement




8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ¹⁰

[Josh Fisher, HP]


RISC vs. CISC Transition from CISC to RISC:



8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Another way to view RISC




8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ¹²

All x86 processors since Pentium Pro (P6)



8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ¹³

Instruction Set Architecture (ISA) Design

Instruction Types

- Operation Specifiers (OpCodes)
- Operand Specifiers
- Addressing Modes
- Exceptions Handling

Design Styles: Placement of DSI

- RISC vs. CISC
- Historically Important ISAs

Instruction Types and OpCodes

FOUR CLASSES OF INSTRUCTIONS ARE CONSIDERED:

- INTEGER ARITHMETIC/LOGIC INSTRUCTIONS
 - ADD, SUB, MULT
 - ADDU, SUBU, MULTU
 - OR, AND, NOR, NAND
- FLOATING POINT INSTRUCTIONS
 - FADD, FMUL, FDIV
 - COMPLEX ARITHMETIC
- MEMORY TRANSFER INSTRUCTIONS
 - LOADS AND STORES
 - TEST AND SET, AND SWAP
 - MAY APPLY TO VARIOUS OPERAND SIZES

CONTROL FLOW INSTRUCTIONS

- BRANCHES ARE CONDITIONAL
- CONDITION MAY BE CONDITION BITS (ZCVXN)
- CONDITION MAY TEST THE VALUE OF A REGISTER (SET BY SLT INSTRUCTION)
- CONDITION MAY BE COMPUTED IN THE BRANCH INSTRUCTION ITSELF
- JUMPS ARE UNCONDITIONAL WITH ABSOLUTE ADDRESS OR ADDRESS IN REGISTER
- JAL (JUMP AND LINK) NEEDED FOR PROCEDURES

CPU Operands

- INCLUDE: ACCUMULATORS, EVALUATION STACKS, REGISTERS, AND IMMEDIATE VALUES
- ACCUMULATORS:
 - ADDA <mem_address>
 - MOVA <mem_address>

• STACK

- PUSH <mem_address>
- ADD
- POP <mem_address>

REGISTERS

- LW R1, <memory-address>
- SW R1, <memory_address>
- ADD R2, <memory_address>
- ADD R1,R2,R4
 - LOAD/STORE ISAs
- MANAGEMENT BY THE COMPILER: REGISTER SPILL/FILL

• IMMEDIATE

• ADDI R1,R2,#5

Memory Operands

OPERAND ALIGNEMENT

- BYTE-ADDRESSABLE MACHINES
- OPERANDS OF SIZE S MUST BE STORED AT AN ADDRESS THAT IS MULTPIPLE OF S
- BYTES ARE ALWAYS ALIGNED
- HALF WORDS (16BITS) ALIGNED AT 0, 2, 4, 6
- WORDS (32 BITS) ARE ALIGNED AT 0, 4, 8, 12, 16,...
- DOUBLE WORDS (64 BITS) ARE ALIGNED AT 0, 8, 16,...
- COMPILER IS RESPONSIBLE FOR ALIGNING OPERANDS. HARDWARE CHECKS AND TRAPS IF
 MISALIGNED
- OPCODE INDICATES SIZE (ALSO: TAGS IN MEMORY)

• LITTLE vs. BIG ENDIAN

- BIG ENDIAN: MSB IS STORED AT ADDRESS XXXXXX00
- LITTLE ENDIAN: LSB IS STORED AT ADDRESS XXXXXX00
- PORTABILITY PROBLEMS, CONFIGURABLE ENDIANNESS

Addressing Modes

MODE	EXAMPLE	MEANING
REGISTER	ADD R4,R3	reg[R4] <- reg[R4] +reg[R3]
IMMEDIATE	ADD R4, #3	reg[R4] <- reg[R4] + 3
DISPLACEMENT	ADD R4, 100(R1)	reg[R4] <- reg[R4] + Mem[100 + reg[R1]]
REGISTER INDIRECT	ADD R4, (R1)	reg[R4] <- reg[R4] + Mem[reg[R1]]
INDEXED	ADD R3, (R1+R2)	reg[R3] <- reg[R3] + Mem[reg[R1] + reg[R2]]
DIRECT OR ABSOLUTE	ADD R1, (1001)	reg[R1] <- reg[R1] + Mem[1001]
MEMORY INDIRECT	ADD R1, @R3	reg[R1] <- reg[R1] + Mem[Mem[Reg[3]]]
POST INCREMENT	ADD R1, (R2)+	ADD R1, (R2) then R2 <- R2+d
PREDECREMENT	ADD R1, -(R2)	R2 <- R2-d then ADD R1, (R2)
PC-RELATIVE	BEZ R1, 100	if R1==0, PC <- PC+100
PC-RELATIVE	JUMP 200	Concatenate bits of PC and offset

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Exceptions and Interrupts

- EVENTS TRIGGERED BY PROGRAM and HARDWARE, FORCING THE PROCESSOR TO EXECUTE A HANDLER
 - INCLUDES EXCEPTIONS AND INTERRUPTS
- EXCEPTION & INTERRUP EXAMPLES:
 - I/O DEVICE INTERRUPTS
 - OPERATING SYSTEM CALLS
 - INSTRUCTION TRACING AND BREAKPOINTS
 - INTEGER OR FLOATING-POINT ARITHMETIC EXCEPTIONS
 - PAGE FAULTS
 - MISALIGNED MEMORY ACCESSES
 - MEMORY PROTECTION VIOLATIONS
 - UNDEFINED INSTRUCTIONS
 - HARDWARE FAILURE/ALARMS
 - POWER FAILURES
- **PRECISE EXCEPTIONS:**
 - SYNCHRONIZED WITH AN INSTRUCTION
 - MUST RESUME EXECUTION AFTER HANDLER
 - SAVE THE PROCESS STATE AT THE FAULTING INSTRUCTION
 - OFTEN DIFFICULT IN ARCHITECTURES WHERE MULTIPLE INSTRUCTIONS EXECUTE

Historically Important ISAs & Implementations

ISA	Company	Implementations	Туре
System 370	IBM	IBM 370/3081	CISCLegacy
x86	Intel/AMD	Many, many,	CISC-Legacy
Motorola68000	Motorola	Motorola 68020	CISC-Legacy
Sun SPARC	Sun Microsystems	SPARC T2	RISC
PowerPC	IBM/Motorola	PowerPC-6	RISC
Alpha	DEC/Compaq/HP	Alpha 21264	RISC-Retired
MIPS	MIPS/SGI	MIPS10000	RISC
IA-64	Intel	Itanium-2	RISC-Retired
ARM	ARM/QC/Samsung	Many, many,	RISC

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ²⁰

Table 5-1. Instruction Groups in Intel 64 and IA-32 Processors

Instruction Set Architecture	Intel 64 and IA-32 Processor Support
General Purpose	All Intel 64 and IA-32 processors.
x87 FPU	Intel486, Pentium, Pentium with MMX Technology, Celeron, Pentium Pro, Pentium II, Pentium II Xeon, Pentium III, Pentium III Xeon, Pentium 4, Intel Xeon processors, Pentium M, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo processors, Intel Atom processors.
x87 FPU and SIMD State Management	Pentium II, Pentium II Xeon, Pentium III, Pentium III Xeon, Pentium 4, Intel Xeon processors, Pentium M, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo processors, Intel Atom processors.
MMX Technology	Pentium with MMX Technology, Celeron, Pentium II, Pentium II Xeon, Pentium III, Pentium III Xeon, Pentium 4, Intel Xeon processors, Pentium M, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo processors, Intel Atom processors.
SSE Extensions	Pentium III, Pentium III Xeon, Pentium 4, Intel Xeon processors, Pentium M, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo processors, Intel Atom processors.
SSE2 Extensions	Pentium 4, Intel Xeon processors, Pentium M, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo processors, Intel Atom processors.
SSE3 Extensions	Pentium 4 supporting HT Technology (built on 90nm process technology), Intel Core Solo, Intel Core Duo, Intel Core 2 Duo processors, Intel Xeon processor 3xxxx, 5xxx, 7xxx Series, Intel Atom processors.
SSSE3 Extensions	Intel Xeon processor 3xxx, 5100, 5200, 5300, 5400, 5500, 5600, 7300, 7400, 7500 series, Intel Core 2 Extreme processors QX6000 series, Intel Core 2 Duo, Intel Core 2 Quad processors, Intel Pentium Dual-Core processors, Intel Atom processors.
IA-32e mode: 64-bit mode instructions	Intel 64 processors.
System Instructions	Intel 64 and IA-32 processors.
VMX Instructions	Intel 64 and IA-32 processors supporting Intel Virtualization Technology.
SMX Instructions	Intel Core 2 Duo processor E6x50, E8xxx; Intel Core 2 Quad processor Q9xxx.

8/30/2017 (©J.P. Shen)

Carnegie Mellon University ²¹

Table 5-2. Recent Instruction Set Extensions Introduction in Intel 64 and IA-32 Processors

Instruction Set Architecture	Processor Generation Introduction
SSE4.1 Extensions	Intel Xeon processor 3100, 3300, 5200, 5400, 7400, 7500 series, Intel Core 2 Extreme processors QX9000 series, Intel Core 2 Quad processor Q9000 series, Intel Core 2 Duo processors 8000 series, T9000 series.
SSE4.2 Extensions, CRC32, POPCNT	Intel Core i7 965 processor, Intel Xeon processors X3400, X3500, X5500, X6500, X7500 series.
AESNI, PCLMULQDQ	InteL Xeon processor E7 series, Intel Xeon processors X3600, X5600, Intel Core i7 980X processor; Use CPUID to verify presence of AESNI and PCLMULQDQ across Intel Core processor families.
Intel AVX	Intel Xeon processor E3 and E5 families; 2nd Generation Intel Core i7, i5, i3 processor 2xxx families.
F16C, RDRAND, FS/GS base access	3rd Generation Intel Core processors, Intel Xeon processor E3-1200 v2 product family, Next Generation Intel Xeon processors, Intel Xeon processor E5 v2 and E7 v2 families.
FMA, AVX2, BMI1, BMI2, INVPCID	Intel Xeon processor E3-1200 v3 product family; 4th Generation Intel Core processor family.
TSX	Intel Xeon processor E7 v3 product family.
ADX, RDSEED, CLAC, STAC	Intel Core M processor family; 5th Generation Intel Core processor family.
CLFLUSHOPT, XSAVEC, XSAVES, MPX, SGX1	6th Generation Intel Core processor family.

5.1.1 Data Transfer Instructions

The data transfer instructions move data between memory and the general-purpose and segment registers. They also perform specific operations such as conditional moves, stack access, and data conversion.

CMOVE/CMOVZConditional move if equal/Conditional move if not zero.CMOVNE/CMOVNZConditional move if not equal/Conditional move if not zero.CMOVA/CMOVNBEConditional move if above/Conditional move if not below or equal.CMOVA/CMOVNAEConditional move if below/Conditional move if not below.CMOVBE/CMOVNAEConditional move if below or equal/Conditional move if not below.CMOVE/CMOVNAEConditional move if greater/Conditional move if not below.CMOVE/CMOVNAEConditional move if greater/Conditional move if not below.CMOVE/CMOVNAEConditional move if greater/Conditional move if not less or equal.CMOVE/CMOVNGEConditional move if greater/Conditional move if not greater.CMOVL/CMOVNGEConditional move if less/Conditional move if not greater.CMOVCConditional move if less or equal/Conditional move if not greater.CMOVCConditional move if out carry.CMOVCConditional move if out fort carry.CMOVOConditional move if fort sign (negative).CMOVSConditional move if fort sign (non-negative).CMOVP/CMOVPEConditional move if fort parity/Conditional move if parity even.CMOVP/CMOVPEConditional move if not parity/Conditional move if parity odd.XCHGExchange.SWAPByte swap.XADDExchange and add.CMPXCHG8BCompare and exchange.CMPXCHG8BCompare and exchange.POPPop off of stack.POPPop off of stack.POPPop off of stack.POP/CPOPADPop general-purpose registers onto stack. </th <th>MOV</th> <th>Move data between general-purpose registers; move data between memory and general- purpose or segment registers; move immediates to general-purpose registers.</th>	MOV	Move data between general-purpose registers; move data between memory and general- purpose or segment registers; move immediates to general-purpose registers.
CMOVA/CMOVNBEConditional move if above/Conditional move if not below or equal.CMOVAE/CMOVNBEConditional move if above or equal/Conditional move if not below.CMOVB/CMOVNAEConditional move if below/Conditional move if not above or equal.CMOVB/CMOVNAEConditional move if below or equal/Conditional move if not above.CMOVG/CMOVNLEConditional move if greater or equal/Conditional move if not less or equal.CMOVGE/CMOVNLEConditional move if greater or equal/Conditional move if not less.CMOVL/CMOVNGEConditional move if greater or equal/Conditional move if not greater.CMOVLE/CMOVNGConditional move if less/Conditional move if not greater.CMOVCConditional move if carry.CMOVOConditional move if overflow.CMOVNOConditional move if overflow.CMOVNOConditional move if not sign (non-negative).CMOVNSConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPEConditional move if parity/Conditional move if parity odd.CMOVNSConditional move if parity/Conditional move if parity odd.CMOVNP/CMOVPEConditional move if parity/Conditional move if parity odd.CMOVNP/CMOVPDConditional move if parity/Conditional move if parity odd.CMOVNP/CMOVPDConditional move if parity/Conditional move if parity odd.CMOVNP/CMOVPDCompare and exchange.CMOVNP/CMOVPDCompare and exchange.CMOVNCCompare and exchange.CMOVNCCompare and exchange.CMOVNCCompare and exchange.CMPXCHGBBCompare and exchange 8 bytes. <td< td=""><td>CMOVE/CMOVZ</td><td>Conditional move if equal/Conditional move if zero.</td></td<>	CMOVE/CMOVZ	Conditional move if equal/Conditional move if zero.
CMOVAE/CMOVNBConditional move if above or equal/Conditional move if not below.CMOVB/CMOVNAEConditional move if below/Conditional move if not above or equal.CMOVBE/CMOVNAConditional move if below or equal/Conditional move if not above.CMOVG/CMOVNLEConditional move if greater/Conditional move if not less or equal.CMOVGE/CMOVNLConditional move if greater or equal/Conditional move if not less.CMOVLE/CMOVNGEConditional move if greater or equal/Conditional move if not greater.CMOVLE/CMOVNGEConditional move if less or equal/Conditional move if not greater.CMOVCConditional move if carry.CMOVCConditional move if or carry.CMOVOConditional move if not sign (negative).CMOVNOConditional move if sign (negative).CMOVNSConditional move if not sign (non-negative).CMOVNP/CMOVPEConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPDConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGSBCompare and exchange.CMPXCHGSBCompare and exchange.CMPXCHGSBCompare and exchange.POPPop off of stack.POPPop off of stack.POPA/POPADPop general-purpose registers from stack.POPA/POPADPop general-purpose registers from stack.POPA/POPADPop general-purpose registers from stack.CMDCDQConvert word to doubleword/convert doubleword to quadword.CMDCDQConvert w	CMOVNE/CMOVNZ	Conditional move if not equal/Conditional move if not zero.
CMOVB/CMOVNAEConditional move if below/Conditional move if not above or equal.CMOVBE/CMOVNAConditional move if below or equal/Conditional move if not above.CMOVG/CMOVNLEConditional move if greater/Conditional move if not less or equal.CMOVG/CMOVNLEConditional move if greater or equal/Conditional move if not less.CMOVL/CMOVNGEConditional move if greater or equal/Conditional move if not greater or equal.CMOVL/CMOVNGEConditional move if less or equal/Conditional move if not greater.CMOVLE/CMOVNGConditional move if carry.CMOVCConditional move if not carry.CMOVOConditional move if not overflow.CMOVNOConditional move if not sign (non-negative).CMOVNSConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPEConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.POPA/POPADPop general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CVMD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVA/CMOVNBE	Conditional move if above/Conditional move if not below or equal.
CMOVBE/CMOVNAConditional move if below or equal/Conditional move if not above.CMOVG/CMOVNLEConditional move if greater/Conditional move if not less or equal.CMOVE/CMOVNLEConditional move if greater or equal/Conditional move if not less.CMOVL/CMOVNGEConditional move if greater or equal/Conditional move if not greater or equal.CMOVL/CMOVNGEConditional move if less or equal/Conditional move if not greater.CMOVLE/CMOVNGConditional move if less or equal/Conditional move if not greater.CMOVCConditional move if ot carry.CMOVNCConditional move if not overflow.CMOVNOConditional move if not overflow.CMOVNSConditional move if not sign (non-negative).CMOVNSConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPEConditional move if not parity/Conditional move if parity odd.XCHGExchange.SWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.POPA/POPADPog general-purpose registers from stack.POPA/POPADPog general-purpose registers from stack.POVD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVAE/CMOVNB	Conditional move if above or equal/Conditional move if not below.
CMOVG/CMOVNLEConditional move if greater/Conditional move if not less or equal.CMOVGE/CMOVNLConditional move if greater or equal/Conditional move if not less.CMOVL/CMOVNGEConditional move if less or equal/Conditional move if not greater or equal.CMOVLE/CMOVNGConditional move if less or equal/Conditional move if not greater.CMOVCConditional move if oct greater.CMOVCConditional move if not carry.CMOVOConditional move if not overflow.CMOVOConditional move if not overflow.CMOVSConditional move if not sign (negative).CMOVNSConditional move if not sign (non-negative).CMOVP/CMOVPEConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPEConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPDConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPDConditional move if not parity/Conditional move if parity even.CMOVNP/CMOVPDCompare and exchange.CMPXCHGCompare and exchange.CMPXCHGSBCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.POPA/POPADPop general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CWD/CDQConvert word to doubleword to double	CMOVB/CMOVNAE	Conditional move if below/Conditional move if not above or equal.
CMOVGE/CMOVNLConditional move if greater or equal/Conditional move if not less.CMOVL/CMOVNGEConditional move if less/Conditional move if not greater or equal.CMOVLE/CMOVNGConditional move if less or equal/Conditional move if not greater.CMOVCConditional move if carry.CMOVNCConditional move if not carry.CMOVOConditional move if not overflow.CMOVNOConditional move if not overflow.CMOVNOConditional move if not overflow.CMOVNSConditional move if not sign (negative).CMOVNSConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPEConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGSCompare and exchange.CMPXCHGSBCompare and exchange.PUSHPush onto stack.POPPop off of stack.POPA/POPADPog general-purpose registers onto stack.POPA/POPADPog general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CWD/CDDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVBE/CMOVNA	Conditional move if below or equal/Conditional move if not above.
CMOVL/CMOVNGEConditional move if less/Conditional move if not greater or equal.CMOVLE/CMOVNGConditional move if less or equal/Conditional move if not greater.CMOVCConditional move if ot carry.CMOVNCConditional move if not carry.CMOVOConditional move if overflow.CMOVNOConditional move if not overflow.CMOVSConditional move if not overflow.CMOVSConditional move if not sign (non-negative).CMOVNSConditional move if parity/Conditional move if parity even.CMOVP/CMOVPEConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGSBCompare and exchange.PUSHPush onto stack.POPPop off of stack.POPPop off of stack.POPA/POPADPop general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVG/CMOVNLE	Conditional move if greater/Conditional move if not less or equal.
CMOVLE/CMOVNGConditional move if less or equal/Conditional move if not greater.CMOVCConditional move if carry.CMOVNCConditional move if not carry.CMOVOConditional move if overflow.CMOVOConditional move if not overflow.CMOVSConditional move if sign (negative).CMOVSConditional move if sign (non-negative).CMOVP/CMOVPEConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPEConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGSBCompare and exchange.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword in EAX register.	CMOVGE/CMOVNL	Conditional move if greater or equal/Conditional move if not less.
CMOVCConditional move if carry.CMOVNCConditional move if not carry.CMOVOConditional move if overflow.CMOVOConditional move if not overflow.CMOVSConditional move if sign (negative).CMOVSConditional move if not sign (non-negative).CMOVP/CMOVPEConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHGBBCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.POPA/POPADPop general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVL/CMOVNGE	Conditional move if less/Conditional move if not greater or equal.
CMOVNCConditional move if not carry.CMOVOConditional move if overflow.CMOVNOConditional move if not overflow.CMOVSConditional move if sign (negative).CMOVSConditional move if sign (non-negative).CMOVNSConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPEConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHGBBCompare and exchange.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVLE/CMOVNG	Conditional move if less or equal/Conditional move if not greater.
CMOVOConditional move if overflow.CMOVNOConditional move if not overflow.CMOVSConditional move if sign (negative).CMOVNSConditional move if not sign (non-negative).CMOVP/CMOVPEConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGBCompare and exchange.CMPXCHGBBCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.POPA/POPADPop general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword in EAX register.	CMOVC	Conditional move if carry.
CMOVNOConditional move if not overflow.CMOVSConditional move if sign (negative).CMOVNSConditional move if not sign (non-negative).CMOVP/CMOVPEConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGSCompare and exchange.CMPXCHGSBCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.POPA/POPADPop general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVNC	Conditional move if not carry.
CMOVSConditional move if sign (negative).CMOVNSConditional move if not sign (non-negative).CMOVP/CMOVPEConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVO	Conditional move if overflow.
CMOVNSConditional move if not sign (non-negative).CMOVP/CMOVPEConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVNO	Conditional move if not overflow.
CMOVP/CMOVPEConditional move if parity/Conditional move if parity even.CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHGSBCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVS	Conditional move if sign (negative).
CMOVNP/CMOVPOConditional move if not parity/Conditional move if parity odd.XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVNS	Conditional move if not sign (non-negative).
XCHGExchange.BSWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVP/CMOVPE	Conditional move if parity/Conditional move if parity even.
BSWAPByte swap.XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMOVNP/CMOVPO	Conditional move if not parity/Conditional move if parity odd.
XADDExchange and add.CMPXCHGCompare and exchange.CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	XCHG	Exchange.
CMPXCHGCompare and exchange.CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	BSWAP	Byte swap.
CMPXCHG8BCompare and exchange 8 bytes.PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	XADD	Exchange and add.
PUSHPush onto stack.POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMPXCHG	Compare and exchange.
POPPop off of stack.PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	CMPXCHG8B	Compare and exchange 8 bytes.
PUSHA/PUSHADPush general-purpose registers onto stack.POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	PUSH	Push onto stack.
POPA/POPADPop general-purpose registers from stack.CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	POP	Pop off of stack.
CWD/CDQConvert word to doubleword/Convert doubleword to quadword.CBW/CWDEConvert byte to word/Convert word to doubleword in EAX register.	PUSHA/PUSHAD	Push general-purpose registers onto stack.
CBW/CWDE Convert byte to word/Convert word to doubleword in EAX register.	POPA/POPAD	Pop general-purpose registers from stack.
	CWD/CDQ	Convert word to doubleword/Convert doubleword to quadword.
MOVSX Move and sign extend.	CBW/CWDE	Convert byte to word/Convert word to doubleword in EAX register.
	MOVSX	Move and sign extend.

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

5.1.2 Binary Arithmetic Instructions

The binary arithmetic instructions perform basic binary integer computations on byte, word, and doubleword inte-	
gers located in memory and/or the general purpose registers.	

ADCX	Unsigned integer add with carry.
ADOX	Unsigned integer add with overflow.
ADD	Integer add.
ADC	Add with carry.
SUB	Subtract.
SBB	Subtract with borrow.
IMUL	Signed multiply.
MUL	Unsigned multiply.
IDIV	Signed divide.
DIV	Unsigned divide.
INC	Increment.
DEC	Decrement.
NEG	Negate.
CMP	Compare.

5.1.3 Decimal Arithmetic Instructions

The decima	al arithmetic instructions perform decimal arithmetic on binary coded decimal (BCD) data.
DAA	Decimal adjust after addition.
DAS	Decimal adjust after subtraction.
AAA	ASCII adjust after addition.
AAS	ASCII adjust after subtraction.
AAM	ASCII adjust after multiplication.
AAD	ASCII adjust before division.
5.1.4	Logical Instructions
The logical values.	instructions perform basic AND, OR, XOR, and NOT logical operations on byte, word, and doubleword
AND	Perform bitwise logical AND.
OR	Perform bitwise logical OR.

XOR	Perform bitwise logical exclusive OR.
NOT	Perform bitwise logical NOT.

5.1.5 Shift and Rotate Instructions

The shift and rotate instructions shift and rotate the bits in word and doubleword operan	
SAR	Shift arithmetic right.
SHR	Shift logical right.
SAL/SHL	Shift arithmetic left/Shift logical left.

SHRD Shift right double.

8/30/2017 (©J.P. Shen)

SHLD	Shift left double.
ROR	Rotate right.
ROL	Rotate left.
RCR	Rotate through carry right.
RCL	Rotate through carry left.

5.1.6 Bit and Byte Instructions

Bit instructions test and modify individual bits in word and doubleword operands. Byte instructions set the value of a byte operand to indicate the status of flags in the EFLAGS register.

	······································
BT	Bit test.
BTS	Bit test and set.
BTR	Bit test and reset.
BTC	Bit test and complement.
BSF	Bit scan forward.
BSR	Bit scan reverse.
SETE/SETZ	Set byte if equal/Set byte if zero.
SETNE/SETNZ	Set byte if not equal/Set byte if not zero.
SETA/SETNBE	Set byte if above/Set byte if not below or equal.
SETAE/SETNB/SETNC	Set byte if above or equal/Set byte if not below/Set byte if not carry.
SETB/SETNAE/SETC	Set byte if below/Set byte if not above or equal/Set byte if carry.
SETBE/SETNA	Set byte if below or equal/Set byte if not above.
SETG/SETNLE	Set byte if greater/Set byte if not less or equal.
SETGE/SETNL	Set byte if greater or equal/Set byte if not less.
SETL/SETNGE	Set byte if less/Set byte if not greater or equal.
SETLE/SETNG	Set byte if less or equal/Set byte if not greater.
SETS	Set byte if sign (negative).
SETNS	Set byte if not sign (non-negative).
SETO	Set byte if overflow.
SETNO	Set byte if not overflow.
SETPE/SETP	Set byte if parity even/Set byte if parity.
SETPO/SETNP	Set byte if parity odd/Set byte if not parity.
TEST	Logical compare.
CRC32 ¹	Provides hardware acceleration to calculate cyclic redundancy checks for fast and efficient implementation of data integrity protocols.
POPCNT ²	This instruction calculates of number of bits set to 1 in the second operand (source) and returns the count in the first operand (a destination register).

18-600 Lecture #2

Carnegie Mellon University ²⁴

5.1.7 Control Transfer Instructions

The control transfer instructions provide jump, conditional jump, loop, and call and return operations to control program flow.

JMP	Jump.
JE/JZ	Jump if equal/Jump if zero.
JNE/JNZ	Jump if not equal/Jump if not zero.
JA/JNBE	Jump if above/Jump if not below or equal.
JAE/JNB	Jump if above or equal/Jump if not below.
JB/JNAE	Jump if below/Jump if not above or equal.
JBE/JNA	Jump if below or equal/Jump if not above.
JG/JNLE	Jump if greater/Jump if not less or equal.
JGE/JNL	Jump if greater or equal/Jump if not less.
JL/JNGE	Jump if less/Jump if not greater or equal.
JLE/JNG	Jump if less or equal/Jump if not greater.
JC	Jump if carry.
JNC	Jump if not carry.
JO	Jump if overflow.
JNO	Jump if not overflow.
JS	Jump if sign (negative).
JNS	Jump if not sign (non-negative).
JPO/JNP	Jump if parity odd/Jump if not parity.
JPE/JP	Jump if parity even/Jump if parity.
JCXZ/JECXZ	Jump register CX zero/Jump register ECX zero.
LOOP	Loop with ECX counter.
LOOPZ/LOOPE	Loop with ECX and zero/Loop with ECX and equal.
LOOPNZ/LOOPNE	Loop with ECX and not zero/Loop with ECX and not equal.
CALL	Call procedure.
RET	Return.
IRET	Return from interrupt.
INT	Software interrupt.
INTO	Interrupt on overflow.
BOUND	Detect value out of range.
ENTER	High-level procedure entry.
LEAVE	High-level procedure exit.

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

5.1.8 String Instructions

The string instructions operate on strings of bytes, allowing them to be moved to and from memory.

Move string/Move byte string. MOVS/MOVSB Move string/Move word string. MOVS/MOVSW MOVS/MOVSD Move string/Move doubleword string. CMPS/CMPSB Compare string/Compare byte string. Compare string/Compare word string. CMPS/CMPSW CMPS/CMPSD Compare string/Compare doubleword string. SCAS/SCASB Scan string/Scan byte string. Scan string/Scan word string. SCAS/SCASW SCAS/SCASD Scan string/Scan doubleword string. LODS/LODSB Load string/Load byte string. LODS/LODSW Load string/Load word string. LODS/LODSD Load string/Load doubleword string. Store string/Store byte string. STOS/STOSB STOS/STOSW Store string/Store word string. STOS/STOSD Store string/Store doubleword string. REP Repeat while ECX not zero. Repeat while equal/Repeat while zero. REPE/REPZ **REPNE/REPNZ** Repeat while not equal/Repeat while not zero.

8/30/2017 (©J.P. Shen)

5.1.9 I/O Instructions

These instructions move data between the processor's I/O ports and a register or memory.

IN	Read from a port.
OUT	Write to a port.
INS/INSB	Input string from port/Input byte string from port.
INS/INSW	Input string from port/Input word string from port.
INS/INSD	Input string from port/Input doubleword string from port.
OUTS/OUTSB	Output string to port/Output byte string to port.
OUTS/OUTSW	Output string to port/Output word string to port.
OUTS/OUTSD	Output string to port/Output doubleword string to port.

5.1.10 Enter and Leave Instructions

These instructions provide machine-language support for procedure calls in block-structured languages.

- ENTER High-level procedure entry.
- LEAVE High-level procedure exit.

ARM Instruction Set Architecture

Key to Tables								
	{cond}	Refer to Table Condition Field {cond}						
	<0prnd2>	Refer to Table Oprnd2						
	{field}	Refer to Table Field						
	S	Sets condition codes (optional)						
	В							
		Byte operation (optional)						
	Н	Halfword operation (optional)						
	Т	Forces address translation. Cannot be used	d with pre-ind	exed address	ses			
	<a_model></a_model>	Refer to Table Addressing Mode 1						
	<a_mode2></a_mode2>	Refer to Table Addressing Mode 2						
	<a_mode3></a_mode3>	Refer to Table Addressing Mode 3						
	<a_mode4></a_mode4>	Refer to Table Addressing Mode 4						
	<a mode5="">	Refer to Table Addressing Mode 5						
	<a mode6="">	Refer to Table Addressing Mode 6						
	#32 Bit Immed	A 32-bit constant, formed by right-rotating a	an 8-bit value	by an even i	number of bits			
Operation		Assembler		Supdates	Action	Notes		
love	Move	MOV{cond}{S} Rd, <oprnd2></oprnd2>		NZC	Rd:= <oprnd2></oprnd2>			
	NOT	MVN{cond}{S} Rd, <oprnd2></oprnd2>		NZC	Rd:= 0xFFFFFFF EOR <oprnd2></oprnd2>			
	SPSR to register	MRS{cond} Rd, SPSR			Rd:=SPSR	Architecture 3, 3M and 4 only		
	CPSR to register	MRS{cond} Rd, CPSR			Rd:= CPSR	Architecture 3, 3M and 4 only		
	register to SPSR	MSR{cond} SPSR{field}, Rm			SPSR:= Rm	Architecture 3, 3M and 4 only		
	register to CPSR	MSR{cond} CPSR{field}, Rm			CPSR:=Rm	Architecture 3, 3M and 4 only		
	immediate to SPSR flags	MSR{cond} SPSR f, #32 Bit Immed			SPSR:=#32_Bit_Immed	Architecture 3, 3M and 4 only		
	immediate to CPSR flags	MSR{cond} CPSR f, #32 Bit Immed			CPSR:=#32_Bit_Immed	Architecture 3, 3M and 4 only		
						Aronneotare 3, 3W and 40my		
LU	Arithmetic							
	Add	ADD{cond}{S} Rd, Rn, <oprnd2></oprnd2>		NZCV	Rd:= Rn + < Oprnd2>			
	with carry	ADC{cond}{S} Rd, Rn, <oprnd2></oprnd2>		NZCV	$Rd := Rn + \langle Oprnd2 \rangle + Carry$			
	Subtract	SUB{cond}{S} Rd, Rn, <oprnd2></oprnd2>		NZCV	Rd:= Rn - <oprnd2></oprnd2>			
	with carry	<pre>SBC{cond}{S} Rd, Rn, <oprnd2></oprnd2></pre>		NZCV	Rd:= Rn - <oprnd2> - NOT(Carry)</oprnd2>			
	,	RSB{cond}{S} Rd, Rn, <oprnd2></oprnd2>		NZCV	Rd:= <oprnd2> - Rn</oprnd2>			
	reverse subtract	RSC{cond}{S} Rd, Rn, <oprnd2></oprnd2>		NZCV	Rd:= <oprnd2> - Rn - NOT(Carry)</oprnd2>			
	reverse subtract with carry							
	Negate	MUL{cond}{S} Rd, Rm, Rs		ΝΖ	Rd:= Rm *Rs	Not in Architecture 1		
	Multiply	MLA{cond}{S} Rd, Rm, Rs, Rn		ΝΖ	Rd:= (Rm * Rs) + Rn	Not in Architecture 1		
	accumulate	UMULL{cond}{S} RdHi, RdLo, Rm,	Rs	ΝΖ	RdHi:= (Rm*Rs)[63:32]	Architecture 3M and 4 only		
	unaignadiang							
	unsigned long				RdLo:= (Rm*Rs)[31:0]	, wormootare own and rormy		
		UMLAL{cond}{S} RdHi, RdLo, Rm,	Rs	N Z	RdLo:= (Rm*Rs)[31:0] RdLo:=(Rm*Rs)+RdLo	Architecture 3M and 4 only		
	unsigned accumulate long	UMLAL{cond}{S} RdHi, RdLo, Rm,	Rs		RdLo:= (Rm*Rs)[31:0] RdLo:=(Rm*Rs)+RdLo RdHi:=(Rm*Rs)+RdHi+			
				ΝZ	RdLo:= (Rm*Rs)[31:0] [*] RdLo:=(Rm*Rs)+RdLo RdHi:=(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo))	Architecture 3M and 4 only		
	unsigned accumulate long				RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32]			
		SMULL{cond}{S} RdHi, RdLo, Rm,	Rs	N Z N Z	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:=(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0]	Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long		Rs	ΝZ	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+	Architecture 3M and 4 only		
	unsigned accumulate long	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm,</pre>	Rs Rs	N Z N Z N Z	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo))	Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long	SMULL{cond}{S} RdHi, RdLo, Rm,	Rs Rs	N Z N Z	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long signed long signed accumulate long Compare	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2></oprnd2></pre>	Rs Rs	NZ NZ NZ NZ V	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo))	Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long signed long signed accumulate long Compare negative	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2></oprnd2></oprnd2></pre>	Rs Rs	NZ NZ NZ NZCV NZCV	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn + <oprnd2></oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long signed long signed accumulate long Compare negative Logical	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2> TST{cond} Rn, <oprnd2></oprnd2></oprnd2></oprnd2></pre>	Rs Rs	N Z N Z N Z N Z C V N Z C V	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:=(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[31:0] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn + <oprnd2> CPSR flags:= Rn AND <oprnd2></oprnd2></oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long signed long signed accumulate long Compare negative Logical Test	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2> TST{cond} Rn, <oprnd2> TEQ{cond} Rn, <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></pre>	Rs Rs	N Z N Z N Z C V N Z C V N Z C N Z C	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:=(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[31:0]+RdLo] RdHi:=signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn AND <oprnd2> CPSR flags:= Rn AND <oprnd2> CPSR flags:= Rn EOR <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long signed long signed accumulate long Compare negative Logical Test Test equivalence	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2> TST{cond} Rn, <oprnd2> TEQ{cond} Rn, <oprnd2> TEQ{cond} Rn, <oprnd2> AND{cond}{S} Rd, Rn, <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></pre>	Rs	N Z N Z N Z C V N Z C V N Z C N Z C N Z C	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn -<oprnd2> CPSR flags:= Rn AND<oprnd2> CPSR flags:= Rn AND<oprnd2> Rd:= Rn AND<oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long signed long signed accumulate long Compare negative Logical Test Test equivalence AND	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2> TST{cond} Rn, <oprnd2> TEQ{cond} Rn, <oprnd2> AND{cond}{S} Rd, Rn, <oprnd2> EOR{cond}{S} Rd, Rn, <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></pre>	Rs	N Z N Z N Z N Z C V N Z C V N Z C N Z C N Z C N Z C	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn -<oprnd2> CPSR flags:= Rn AND <oprnd2> CPSR flags:= Rn EOR <oprnd2> Rd:= Rn AND <oprnd2> Rd:= Rn EOR <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long signed long signed accumulate long Compare negative Logical Test Test equivalence AND EOR	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2> TST{cond} Rn, <oprnd2> TEQ{cond} Rn, <oprnd2> AND[cond}{S} Rd, Rn, <oprnd2> EOR{cond}{S} Rd, Rn, <oprnd2> ORR{cond}{S} Rd, Rn, <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></pre>	RS	N Z N Z N Z N Z C V N Z C V N Z C N Z C N Z C N Z C N Z C	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn -<oprnd2> CPSR flags:= Rn AND<oprnd2> CPSR flags:= Rn AND<oprnd2> Rd:= Rn AND<oprnd2> Rd:= Rn CR<oprnd2> Rd:= Rn OR<oprnd2> Rd:= Rn OR<oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only Architecture 3M and 4 only		
	unsigned accumulate long signed long signed accumulate long Compare negative Logical Test Test equivalence AND	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2> TST{cond} Rn, <oprnd2> TEQ{cond} Rn, <oprnd2> AND{cond}{S} Rd, Rn, <oprnd2> EOR{cond}{S} Rd, Rn, <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></pre>	RS	N Z N Z N Z N Z C V N Z C V N Z C N Z C N Z C N Z C	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn -<oprnd2> CPSR flags:= Rn AND <oprnd2> CPSR flags:= Rn EOR <oprnd2> Rd:= Rn AND <oprnd2> Rd:= Rn EOR <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only Architecture 3M and 4 only Does not update the V flag		
	unsigned accumulate long signed long signed accumulate long Compare negative Logical Test Test equivalence AND EOR	<pre>SMULL{cond}{S} RdHi, RdLo, Rm, SMLAL{cond}{S} RdHi, RdLo, Rm, CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2> TST{cond} Rn, <oprnd2> TEQ{cond} Rn, <oprnd2> AND[cond}{S} Rd, Rn, <oprnd2> EOR{cond}{S} Rd, Rn, <oprnd2> ORR{cond}{S} Rd, Rn, <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></pre>	RS	N Z N Z N Z N Z C V N Z C V N Z C N Z C N Z C N Z C N Z C	RdLo:= (Rm*Rs)[31:0] [*] RdLo:= (Rm*Rs)+RdLo RdHi:=(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn -<oprnd2> CPSR flags:= Rn AND<oprnd2> CPSR flags:= Rn AND<oprnd2> Rd:= Rn AND<oprnd2> Rd:= Rn CR<oprnd2> Rd:= Rn OR<oprnd2> Rd:= Rn OR<oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2>	Architecture 3M and 4 only Architecture 3M and 4 only Architecture 3M and 4 only		

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ²⁸

ARM Instruction Set Architecture

Operation		Assembler	Action	Notes
Branch	Branch	B{cond} label	R15:= address	
	with link	BL{cond} label	R14:=R15, R15:= address	
	and exchange instruction set	BX{cond} Rn	R15:=Rn, T bit:=Rn[0]	Architecture 4 with Thumb only Thumb state; Rn[0] = 0 ARM state; Rn[0] = 1
Load	Word	LDR{cond} Rd, <a_mode1></a_mode1>	Rd:=[address]	
	with user-mode privilege	LDR{cond}T Rd, <a_mode2></a_mode2>		
	Byte	LDR{cond}B Rd, <a_model></a_model>	Rd:= [byte value from address] Loads bits 0 to 7 and sets bits 8-31 to 0	
	with user-mode privilege	LDR{cond}BT Rd, <a_mode2></a_mode2>		
	signed	LDR{cond}SB Rd, <a_mode3></a_mode3>	Rd:= [signed byte value from address] Loads bits 0 to 7 and sets bits 8-31 to bit 7	Architecture 4 only
	Halfword	LDR{cond}H Rd, <a_mode3></a_mode3>	Rd:= [halfword value from address] Loads bits 0 to 15 and sets bits 16-31 to 0	Architecture 4 only
	signed	LDR{cond}SH Rd, <a_mode3></a_mode3>	Rd:= [signed halfword value from address] Loads bits 0 to 15 and sets bits 16-31 to bit 15	Architecture 4 only
	Multiple			
	Block data operations Increment Before	LDM{cond}IB Rd{!}, <regs>{^}</regs>	Stack manipulation (pop)	
	Increment After	LDM{cond}IA Rd{!}, <regs>{^}</regs>	Stack manipulation (pop)	! sets the W bit (updates the base register after the transfe
	Decrement Before	LDM{cond}DB Rd{!}, <regs>{^}</regs>		^ sets the Sbit
	Decrement After	LDM{cond}DA Rd{!}, <reqs>{^}</reqs>		
	Stack operations	LDM{cond} <a_mode4> Rd{!},<registers></registers></a_mode4>		! sets the W bit (updates the
	and restore CPSR	LDM{cond} <a mode4=""> Rd{!}, <registers+pc></registers+pc>		base register after the transfe
	User registers	LDM{cond} <a_mode4> Rd, <registers>^</registers></a_mode4>		
Store	Word	STR{cond} Rd, <a mode1="">	[address]:= Rd	
	with user-mode privilege	STRT{cond} Rd, <a_mode2></a_mode2>		
	Byte	<pre>STRB{cond} Rd, <a_mode1></a_mode1></pre>	[address]:= byte value from Rd	
	with user-mode privilege	STRBT{cond} Rd, <a mode2="">		
	Halfword	STR{cond}H Rd, <a mode3="">	[address]:= halfword value from Rd	Architecture 4 only
	Multiple Block data operations	_		
	Increment Before	<pre>STM{cond}IB Rd{!}, <registers>{^}</registers></pre>	Stack manipulation (push)	! sets the W bit (updates the
	Increment After	STM{cond}IA Rd{!}, <registers>{^}</registers>		base register after the transfe
	Decrement Before	STM{cond}DB Rd{!}, <registers>{^}</registers>		^ sets the Sbit
	Decrement After	STM{cond}DA Rd{!}, <registers>{^}</registers>		
	Stack operations	STM{cond} <a mode5=""> Rd{!}, <regs></regs>		
	User registers	STM{cond} <a_mode5> Rd{!}, <regs>^</regs></a_mode5>		
Swap	Word	SWP{cond} Rd, Rm, [Rn]		Not in Architecture 1 or 2
	Byte	SWP{cond}B Rd, Rm, [Rn]		Not in Architecture 1 or 2
Coprocessors	Data operations	CDP{cond} p <cpnum>, <op1>, CRd, CRn, CRm, <op2></op2></op1></cpnum>		Not in Architecture 1
	Move to ARM reg from coproc	MRC{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>		
	Move to coproc from ARM reg	MCR{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>		
	Load	LDC{cond} p <cpnum>, CRd, <a_mode6></a_mode6></cpnum>		
	Store	STC{cond} p <cpnum>, CRd, <a_mode6></a_mode6></cpnum>		
Software Interrupt		SWI #24_Bit_Value		24-bit immediate value

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ²⁹

ARM Instruction Set Architecture

Addressing Mode 1		Oprnd2	
Immediate offset	[Rn, #+/-12_Bit_Offset]	Immediate value	#3
Register offset	[Rn, +/-Rm]	Logical shift left	# S
Scaled register offset	[Rn, +/-Rm, LSL #shift_imm]	Logical shift right	Rn
	[Rn, +/-Rm, LSR #shift_imm]	Arithmetic shift right	Rn
	[Rn, +/-Rm, ASR #shift_imm]	5	Rn
	[Rn, +/-Rm, ROR #shift_imm]	Rotate right	Rn
	[Rn, +/-Rm, RRX]	Register	Rn
Pre-indexed offset		Logical shift left	
Immediate	[Rn, #+/-12_Bit_Offset]!	Logical shift right	Rr
Register	[Rn, +/-Rm]!	Arithmetic shift right	Rr
Scaled register	[Rn, +/-Rm, LSL #shift_imm]!	Rotate right	Rr
	[Rn, +/-Rm, LSR #shift_imm]!	Rotate right extended	Rr
	[Rn, +/-Rm, ASR #shift_imm]!		
	[Rn, +/-Rm, ROR #shift_imm]!	Field	
	[Rn, +/-Rm, RRX]!	Suffix	Se
Post-indexed offset		С	Co
Immediate	[Rn], #+/-12_Bit_Offset		FI
Register	[Rn], +/-Rm		S
Scaled register	[Rn], +/-Rm, LSL #shift_imm		E
C C	[Rn], +/-Rm, LSR #shift imm		
	[Rn], +/-Rm, ASR #shift imm		
	[Rn], +/-Rm, ROR #shift imm	Condition	
	[Rn, +/-Rm, RRX]	Suffix	
		EQ	EC
ddressing Mode 2			No
mmediate offset	[Rn, #+/-12_Bit_Offset]	CS	U
Register offset	[Rn, +/-Rm]	сс	U
Scaled register offset	[Rn, +/-Rm, LSL #shift_imm]	MI	N
	[Rn, +/-Rm, LSR #shift_imm]	PL	P
	[Rn, +/-Rm, ASR #shift imm]	VS	0
	[Rn, +/-Rm, ROR #shift imm]	VC	N
	[Rn, +/-Rm, RRX]	HI	U
Post-indexed offset		LS	U
Immediate	[Rn], #+/-12_Bit_Offset	GE	G
Register	[Rn], +/-Rm	LT	Le
Scaled register	[Rn], +/-Rm, LSL #shift imm	GT	G
-	[Rn], +/-Rm, LSR #shift imm	LE	Le
	[Rn], +/-Rm, ASR #shift imm	AL	A
	[Rn], +/-Rm, ROR #shift imm		
	[Rn, +/-Rm, RRX]	· · · · · · · · · · · · · · · · · · ·	
		Addressing Mode 4	
ddressing Mode 3 - Signed Byte and	d Halfword Data Transfer	Addressing Mode	-+
Immediate offset	[Rn, #+/-8 Bit Offset]	IA Increment After IB Increment Before	
Pre-indexed	[Rn, #+/-8 Bit Offset]!		
Post-indexed	[Rn], #+/-8 Bit Offset	DA Decrement After	
Register	[Rn, +/-Rm]	DB Decrement Before	
Pre-indexed	[Rn, +/-Rm]!		
	[Rn], +/-Rm	Addressing Mode 5	
Post-indexed			

Addressing Mode 6 - Coprocessor Data Transfer				
Immediate offset	[Rn, #+/-(8_Bit_Offset*4)]			
Pre-indexed	[Rn, #+/-(8_Bit_Offset*4)]!			
Post-indexed	[Rn], #+/-(8_Bit_Offset*4)			

Oprnd2	
Immediate value	#32_Bit_Immed
Logical shift left	Rm LSL #5_Bit_Immed
Logical shift right	Rm LSR #5_Bit_Immed
Arithmetic shift right	Rm ASR #5_Bit_Immed
Rotate right	Rm ROR #5_Bit_Immed
Register	Rm
Logical shift left	Rm LSL Rs
Logical shift right	Rm LSR Rs
Arithmetic shift right	Rm ASR Rs
Rotate right	Rm ROR Rs
Rotate right extended	Rm RRX

Field			
Suffix	Sets		
_c	Control field mask bit	(bit 3)	
_f	Flags field mask bit	(bit 0)	
_s	Status field mask bit	(bit 1)	
х	Extension field mask bit	(bit 2)	


Condition F	Condition Field {cond}					
Suffix	Description					
EQ	Equal					
NE	Notequal					
CS	Unsigned higher or same					
CC	Unsigned lower					
MI	Negative					
PL	Positive or zero					
VS	Overflow					
VC	No overflow					
ΗI	Unsigned higher					
LS	Unsigned lower or same					
GE	Greater or equal					
LT	Less than					
GT	Greater than					
LE	Less than or equal					
AL	Always					

Address	ddressing Mode 4					
Addressing Mode		Stack	Туре			
IA	Increment After	FD	Full Descending			
IB	Increment Before	ED	Empty Descending			
DA	Decrement After	FA	Full Ascending			
DB	Decrement Before	EA	Empty Ascending			

Addressing Mode 5					
Addre	ssing Mode	Stack	Туре		
IA	Increment After	EA	Empty Ascending		
IB	Increment Before	FA	Full Ascending		
DA	Decrement After	ED	Empty Descending		
DB	Decrement Before	FD	Full Descending		

8/30/2017 (©J.P. Shen)

18-600 Lecture #2



8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ³¹

Lecture 2: "Computer Systems: The Big Picture"


2. Historical Perspective on Computing

- a. Major Epochs of Modern Computers
- b. Computer Performance Iron Law (#1)



18-600 Lecture #2

Seven Decades of Modern Computing . . .



8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ³³

Historical Perspective on the Last Five Decades

- "Computer Architecture Foundations" The Decade of the 1960's:
 - Von Neumann computation model, programming languages, compilers, OS's
 - Commercial Mainframe computers, Scientific numerical computers
- The Decade of the 1970's: "Birth of Microprocessors"
 - Programmable controllers, bit-sliced ALU's, single-chip processors
 - Emergence of Personal Computers (PC)
- The Decade of the 1980's: "Quantitative Architecture"
 - Instruction pipelining, fast cache memories, compiler considerations
 - Widely available Minicomputers, emergence of Personal Workstations
- The Decade of the 1990's:

• Superscalar, speculative microarchitectures, aggressive compiler optimizations

- Widely available low-cost desktop computers, emergence of Laptop computers
- The Decade of the 2000's:

"Mobile Computing Convergence" Multi-core architectures, system-on-chip integration, power constrained designs


Convergence of smartphones and laptops, emergence of Tablet computers

18-600 Lecture #2

Carnegie Mellon University 34

"Instruction-Level Parallelism"

Intel 4004, circa 1971



The first single chip CPU

- 4-bit processor for a calculator.
- 1K data memory
- 4K program memory
- 2,300 transistors
- 16-pin DIP package
- 740kHz (eight clock cycles per CPU cycle of 10.8 microseconds)
- ~100K OPs per second


Molecular Expressions: Chipshots

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University ³⁵

Intel Itanium 2, circa 2002



Performance leader in floating-point apps

- 64-bit processor
- 3 MByte in cache!!
- 221 million transistor
- 1 GHz, issue up to 8 instructions per cycle

In ~30 years, about 100,000 fold growth in transistor count!

http://cpus.hp.com/images/die_photos/McKinley_die.jpg

8/30/2017 (©J.P. Shen)

18-600 Lecture #2

[John Crawford, Intel, 1993]

Performance Growth in Perspective

- Doubling every 18 months (1982-2000):
 - total of 3,200X
 - Cars travel at 176,000 MPH; get 64,000 miles/gal.
 - Air travel: L.A. to N.Y. in 5.5 seconds (MACH 3200)
 - Wheat yield: 320,000 bushels per acre
- Doubling every 24 months (1971-2001):
 - total of 36,000X
 - Cars travel at 2,400,000 MPH; get 600,000 miles/gal.
 - Air travel: L.A. to N.Y. in 0.5 seconds (MACH 36,000)
 - Wheat yield: 3,600,000 bushels per acre


Unmatched by any other industry!!

Convergence of Key Enabling Technologies


• CMOS VLSI:

- Submicron feature sizes: $0.3u \rightarrow 0.25u \rightarrow 0.18u \rightarrow 0.13u \rightarrow 90n \rightarrow 65n \rightarrow 45n \rightarrow 32nm...$
- Metal layers: $3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7$ (copper) $\rightarrow 12 \dots$
- Power supply voltage: $5V \rightarrow 3.3V \rightarrow 2.4V \rightarrow 1.8V \rightarrow 1.3V \rightarrow 1.1V \dots$
- CAD Tools:
 - Interconnect simulation and critical path analysis
 - Clock signal propagation analysis
 - Process simulation and yield analysis/learning
- Microarchitecture:
 - Superpipelined and superscalar machines
 - Speculative and dynamic microarchitectures
 - Simulation tools and emulation systems
- Compilers:
 - Extraction of instruction-level parallelism
 - Aggressive and speculative code scheduling
 - Object code translation and optimization

"Iron Law" of Processor Performance




Carnegie Mellon University ³⁹



8/30/2017 (©J.P. Shen)


18-600 Lecture #2

Landscape of Processor Families [SPECint92]




8/30/2017 (©J.P. Shen)


18-600 Lecture #2



Carnegie Mellon University 42

Landscape of Processor Families [SPECint2000]





8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Carnegie Mellon University 44

Lecture 2: "Computer Systems: The Big Picture"

3. "Economics" of Computer Systems

a. Amdahl's Law and Gustafson's Law b. Moore's Law and Bell's Law



18-600 Lecture #2

"Economics" of Computer Architecture

- Exercise in engineering tradeoff analysis
 - Find the fastest/cheapest/power-efficient/etc. solution
 - Optimization problem with 10s to 100s of variables
- All the variables are changing
 - At non-uniform rates
 - With inflection points
 - Only one guarantee: Today's right answer will be wrong tomorrow
- Two Persistent high-level "forcing functions":
 Application Demand (PROGRAM)
 - Technology Supply (MACHINE)

Foundational "Laws" of Computer Architecture

> Application Demand (PROGRAM)


- Amdahl's Law (1967)
 - Speedup through parallelism is limited by the sequential bottleneck
- Gustafson's Law (1988)
 - With unlimited data set size, parallelism speedup can be unlimited

Technology Supply (MACHINE)

- Moore's Law (1965)
 - (Transistors/Die) increases by 2x every 18 months
- Bell's Law (1971)
 - (Cost/Computer) decreases by 2x every 36 months

Amdahl's Law

• **Speedup** = (Execution time on Single CPU)/(Execution on N parallel processors)



- h = fraction of time in serial code
- f = fraction that is vectorizable or parallelizable
- N = max speedup for f
- Overall speedup \rightarrow \rightarrow

$$Speedup = \frac{1}{(1-f) + \frac{f}{N}}$$

8/30/2017 (©J.P. Shen)


18-600 Lecture #2

Carnegie Mellon University ⁴⁸

Amdahl's Law Illustrated

- Speedup = time_{without enhancement} / time_{with enhancement}
- If an enhancement speeds up a fraction ${\bf f}$ of a task by a factor of ${\bf N}$


$$S_{overall} = 1 / ((1-f) + f/N)$$



8/30/2017 (©J.P. Shen)

18-600 Lecture #2

"Tyranny of Amdahl's Law" [Bob Colwell, CMU-Intel-DARPA]



- Suppose that a computation has a 4% serial portion, what is the limit of speedup on 16 processors?
 - 1/((0.04) + (0.96/16)) = 10
 - What is the maximum speedup?
 - 1/0.04 = 25 (with N $\rightarrow \infty$)

From Amdahl's Law to Gustafson's Law

- Amdahl's Law works on a *fixed* problem size
 - This is reasonable if your only goal is to solve a problem faster.
 - What if you also want to solve a larger problem?
 - Gustafson's Law (Scaled Speedup)
- Gustafson's Law is derived by fixing the parallel execution time (Amdahl fixed the problem size -> fixed serial execution time)
 - For many practical situations, Gustafson's law makes more sense
 - Have a bigger computer, solve a bigger problem.
- "Amdahl's Law turns out to be too pessimistic for high-performance computing."


Gustafson's Law

- Fix execution of the computation <u>on a single processor</u> as
 - s + p = serial part + parallelizable part = 1
- Speedup(N) = (s + p)/(s + p/N)

= $1/(s + (1 - s)/N) = 1/((1-p) + p/N) \leftarrow$ Amdahl's law

- Now let 1 = (a + b) = execution time of computation <u>on N processors</u> (fixed) where a = sequential time and b = parallel time on any of the N processors
 - Time for sequential processing = a + (b×N) and Speedup = (a + b×N)/(a + b)
 - Let $\alpha = a/(a+b)$ be the sequential fraction of the parallel execution time
 - Speedup_{scaled}(N) = (a + b×N)/(a + b) = (a/(a+b) + (b×N)/(a+b)) = α + (1- α)N
 - If α is very small, the scaled speedup is approximately N, i.e. linear speedup.

Two Laws on Algorithm and Performance



8/30/2017 (©J.P. Shen)

18-600 Lecture #2

Two "Gordon" Laws of Computer Systems

Gordon Moore's Law (1965)


- (Transistors/Die) increases by 2X every 18 months
- Constant price, increasing performance
- Has held for 40+ years, and will continue to hold

Gordon Bell's Law (1971)

- (Cost/Computer) decreases by 2X every 36 months (~ 10X per decade)
- Constant performance, decreasing price
- Corollary of Moore's Law, creation of new computer categories

"In a decade you can buy a computer for less than its sales tax today." – Jim Gray We have all been living on this exponential curve and assuming it...

Moore's Law Trends




- Moore's Law for device integration
- Chip power consumption
- Single-thread performance trend


8/30/2017 (©J.P. Shen)

18-600 Lecture #2

[source: Intel]




Bell's Law Trends




8/30/2017 (©J.P. Shen)

18-600 Lecture #2

[Bob Colwell CRA Grand Challenges panel 2005] Know Your "Supply & Demand Curves"



Moore's Law and Bell's Law are Alive and Well




18-600 Course Coverage: Processor Architecture

Persistence of Von Neumann Model (Legacy SW Stickiness)

- 1. One CPU
- 2. Monolithic Memory
- 3. Sequential Execution Semantics

Evolution of Von Neumann Implementations:




iness)

18-600 Course Coverage: Parallelism Exploited

Persistence of Von Neumann Model (Legacy SW Stickiness)

- 1. One CPU
- 2. Monolithic Memory
- **3. Sequential Execution Semantics**



Parallelisms for **Performance** \rightarrow for **Power** Reduction \rightarrow for **Energy** Efficiency

≻ ILP:	Basic Block	(exploit ILP in PP, SSP)		
► ILP:	Loop Iteration	(exploit ILP in SSP, VLIW)		
> DLP:	Data Set	(exploit DLP in SIMD, GPU)	Parallel Programming	
► TLP:	Task/Thread	(exploit TLP in MCP)	Parallel Programming	
> PLP:	Process/Program	(exploit PLP in MCP, PDS)	Concurrent Programming	
)17 (©J.P. Shen)		18-600 Lecture #2	Carnegie Mellon University	30

8/30/2017 (©J.P. Shen)

18-600 Foundations of Computer Systems

Lecture 3: "Bits, Bytes, Integers, & Floating Points"

John P. Shen & Gregory Kesden September 6, 2017 Next Time

Required Reading Assignment:

- Chapter 2 of CS:APP (3rd edition) by Randy Bryant & Dave O'Hallaron
- Lab Assignment for This Week:
 - Lab #1 (Data Lab)

Electrical & Computer

Carnegie Mellon University 61

8/30/2017 (©J.P. Shen)

18-600 Lecture #2