# 18-447 Computer Architecture Lecture 29: Cache Coherence

Prof. Onur Mutlu
Carnegie Mellon University
Spring 2015, 4/10/2015

#### A Note on 740 Next Semester

- If you like 447, 740 is the next course in sequence
- Tentative Time: Lect. MW 7:30-9:20pm, Rect. T 7:30pm
- Content:
  - Lectures: More advanced, with a different perspective
  - Recitations: Delving deeper into papers, advanced topics
  - Readings: Many fundamental and research readings; will do many reviews
  - □ Project: More open ended research project. Proposal →
     milestones → final poster and presentation
  - Exams: lighter and fewer
  - Homeworks: None

#### Where We Are in Lecture Schedule

- The memory hierarchy
- Caches, caches, more caches
- Virtualizing the memory hierarchy: Virtual Memory
- Main memory: DRAM
- Main memory control, scheduling
- Memory latency tolerance techniques
- Non-volatile memory
- Multiprocessors
- Coherence and consistency
- Interconnection networks
- Multi-core issues (e.g., heterogeneous multi-core)

# Cache Coherence

## Readings: Cache Coherence

#### Required

- Culler and Singh, Parallel Computer Architecture
  - Chapter 5.1 (pp 269 283), Chapter 5.3 (pp 291 305)
- P&H, Computer Organization and Design
  - Chapter 5.8 (pp 534 538 in 4<sup>th</sup> and 4<sup>th</sup> revised eds.)
- Papamarcos and Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," ISCA 1984.

#### Recommended

- Censier and Feautrier, "A new solution to coherence problems in multicache systems," IEEE Trans. Computers, 1978.
- Goodman, "Using cache memory to reduce processor-memory traffic," ISCA 1983.
- Laudon and Lenoski, "The SGI Origin: a ccNUMA highly scalable server," ISCA 1997.
- Martin et al, "Token coherence: decoupling performance and correctness," ISCA 2003.
- Baer and Wang, "On the inclusion properties for multi-level cache hierarchies," ISCA 1988.

#### Review: Two Cache Coherence Methods


- How do we ensure that the proper caches are updated?
- Snoopy Bus [Goodman ISCA 1983, Papamarcos+ ISCA 1984]
  - Bus-based, single point of serialization for all memory requests
  - Processors observe other processors' actions
    - □ E.g.: P1 makes "read-exclusive" request for A on bus, P0 sees this and invalidates its own copy of A
- Directory [Censier and Feautrier, IEEE ToC 1978]
  - Single point of serialization per block, distributed among nodes
  - Processors make explicit requests for blocks
  - Directory tracks which caches have each block
  - Directory coordinates invalidation and updates
    - E.g.: P1 asks directory for exclusive copy, directory asks P0 to invalidate, waits for ACK, then responds to P1


# Directory Based Cache Coherence

### Review: Directory Based Coherence

- Idea: A logically-central directory keeps track of where the copies of each cache block reside. Caches consult this directory to ensure coherence.
- An example mechanism:
  - □ For each cache block in memory, store P+1 bits in directory
    - One bit for each cache, indicating whether the block is in cache
    - Exclusive bit: indicates that a cache has the only copy of the block and can update it without notifying others
  - On a read: set the cache's bit and arrange the supply of data
  - On a write: invalidate all caches that have the block and reset their bits
  - Have an "exclusive bit" associated with each block in each cache (so that the cache can update the exclusive block silently)

# Directory Based Coherence Example (I)






# Snoopy Cache Coherence

## Snoopy Cache Coherence


#### Idea:

- All caches "snoop" all other caches' read/write requests and keep the cache block coherent
- Each cache block has "coherence metadata" associated with it in the tag store of each cache
- Easy to implement if all caches share a common bus
  - Each cache broadcasts its read/write operations on the bus
  - Good for small-scale multiprocessors
  - What if you would like to have a 1000-node multiprocessor?



## A Simple Snoopy Cache Coherence Protocol

- Caches "snoop" (observe) each other's write/read operations
- A simple protocol (VI protocol):



- Write-through, nowrite-allocate cache
- Actions of the local processor on the cache block: PrRd, PrWr,
- Actions that are broadcast on the bus for the block: BusRd, BusWr

# Extending the Protocol


- What if you want write-back caches?
  - We want a "modified" state

## A More Sophisticated Protocol: MSI

- Extend metadata per block to encode three states:
  - M(odified): cache line is the only cached copy and is dirty
  - S(hared): cache line is potentially one of several cached copies
  - □ **I**(nvalid): cache line is not present in this cache

- Read miss makes a Read request on bus, transitions to S
- Write miss makes a ReadEx request, transitions to M state
- When a processor snoops ReadEx from another writer, it must invalidate its own copy (if any)
- S→M upgrade can be made without re-reading data from memory (via Invalidations)

#### MSI State Machine




ObservedEvent/Action

#### The Problem with MSI


- A block is in no cache to begin with
- Problem: On a read, the block immediately goes to "Shared" state although it may be the only copy to be cached (i.e., no other processor will cache it)
- Why is this a problem?
  - Suppose the cache that read the block wants to write to it at some point
  - It needs to broadcast "invalidate" even though it has the only cached copy!
  - If the cache knew it had the only cached copy in the system, it could have written to the block without notifying any other cache → saves unnecessary broadcasts of invalidations

#### The Solution: MESI


- Idea: Add another state indicating that this is the only cached copy and it is clean.
  - Exclusive state
- Block is placed into the exclusive state if, during BusRd, no other cache had it
  - Wired-OR "shared" signal on bus can determine this:
     snooping caches assert the signal if they also have a copy
- Silent transition Exclusive → Modified is possible on write!
- MESI is also called the *Illinois protocol* 
  - Papamarcos and Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," ISCA 1984.




# MESI State Machine



#### MESI State Machine




#### MESI State Machine from Lab 8




A transition from a single-owner state (Exclusive or Modified) to Shared is called a downgrade, because the transition takes away the owner's right to modify the data

A transition from Shared to a single-owner state (Exclusive or Modified) is called an upgrade, because the transition grants the ability to the owner (the cache which contains the respective block) to write to the block.

#### MESI State Machine from Lab 8



#### Intel Pentium Pro



## Snoopy Invalidation Tradeoffs

- Should a downgrade from M go to S or I?
  - S: if data is likely to be reused (before it is written to by another processor)
  - I: if data is likely to be not reused (before it is written to by another)
- Cache-to-cache transfer
  - On a BusRd, should data come from another cache or memory?
  - Another cache
    - May be faster, if memory is slow or highly contended
  - Memory
    - Simpler: no need to wait to see if another cache has the data first
    - Less contention at the other caches
    - Requires writeback on M downgrade
- Writeback on Modified->Shared: necessary?
  - One possibility: Owner (O) state (MOESI protocol)
    - One cache owns the latest data (memory is not updated)
    - Memory writeback happens when all caches evict copies

#### The Problem with MESI

- Observation: Shared state requires the data to be clean
  - i.e., all caches that have the block have the up-to-date copy and so does the memory
- Problem: Need to write the block to memory when BusRd happens when the block is in Modified state
- Why is this a problem?
  - Memory can be updated unnecessarily → some other processor may want to write to the block again

# Improving on MESI

- Idea 1: Do not transition from M→S on a BusRd. Invalidate the copy and supply the modified block to the requesting processor directly without updating memory
- Idea 2: Transition from M→S, but designate one cache as the owner (O), who will write the block back when it is evicted
  - Now "Shared" means "Shared and potentially dirty"
  - This is a version of the MOESI protocol

#### Tradeoffs in Sophisticated Cache Coherence Protocols

- The protocol can be optimized with more states and prediction mechanisms to
  - + Reduce unnecessary invalidates and transfers of blocks
- However, more states and optimizations
  - -- Are more difficult to design and verify (lead to more cases to take care of, race conditions)
  - -- Provide diminishing returns

# Revisiting Two Cache Coherence Methods

- How do we ensure that the proper caches are updated?
- Snoopy Bus [Goodman ISCA 1983, Papamarcos+ ISCA 1984]
  - Bus-based, single point of serialization for all memory requests
  - Processors observe other processors' actions
    - □ E.g.: P1 makes "read-exclusive" request for A on bus, P0 sees this and invalidates its own copy of A
- Directory [Censier and Feautrier, IEEE ToC 1978]
  - Single point of serialization per block, distributed among nodes
  - Processors make explicit requests for blocks
  - Directory tracks which caches have each block
  - Directory coordinates invalidation and updates
    - E.g.: P1 asks directory for exclusive copy, directory asks P0 to invalidate, waits for ACK, then responds to P1

# Snoopy Cache vs. Directory Coherence

#### Snoopy Cache

- + Miss latency (critical path) is short: request  $\rightarrow$  bus transaction to mem.
- Global serialization is easy: bus provides this already (arbitration)
- + Simple: can adapt bus-based uniprocessors easily
- Relies on broadcast messages to be seen by all caches (in same order):
  - → single point of serialization (bus): *not scalable*
  - → need a virtual bus (or a totally-ordered interconnect)

#### Directory


- Adds indirection to miss latency (critical path): request → dir. → mem.
- Requires extra storage space to track sharer sets
  - Can be approximate (false positives are OK for correctness)
- Protocols and race conditions are more complex (for high-performance)
- + Does not require broadcast to all caches
- + Exactly as scalable as interconnect and directory storage (much more scalable than bus)

# Revisiting Directory-Based Cache Coherence

### Remember: Directory Based Coherence

- Idea: A logically-central directory keeps track of where the copies of each cache block reside. Caches consult this directory to ensure coherence.
- An example mechanism:
  - □ For each cache block in memory, store P+1 bits in directory
    - One bit for each cache, indicating whether the block is in cache
    - Exclusive bit: indicates that the cache that has the only copy of the block and can update it without notifying others
  - On a read: set the cache's bit and arrange the supply of data
  - On a write: invalidate all caches that have the block and reset their bits
  - Have an "exclusive bit" associated with each block in each cache

# Remember: Directory Based Coherence



### Directory-Based Protocols

- Required when scaling past the capacity of a single bus
- Distributed, but:
  - Coherence still requires single point of serialization (for write serialization)
  - Serialization location can be different for every block (striped across nodes)
- We can reason about the protocol for a single block: one server (directory node), many clients (private caches)
- Directory receives Read and ReadEx requests, and sends Invl requests: invalidation is explicit (as opposed to snoopy buses)

# Directory: Data Structures

0x00 0x04	Shared: {P0, P1, P2}
0x08	Exclusive: P2
0x0C	

- Required to support invalidation and cache block requests
- Key operation to support is set inclusion test
  - False positives are OK: want to know which caches may contain a copy of a block, and spurious invalidations are ignored
  - False positive rate determines performance
- Most accurate (and expensive): full bit-vector
- Compressed representation, linked list, Bloom filters are all possible

# Directory: Basic Operations


- Follow semantics of snoop-based system
  - but with explicit request, reply messages

#### Directory:


- Receives Read, ReadEx, Upgrade requests from nodes
- Sends Inval/Downgrade messages to sharers if needed
- Forwards request to memory if needed
- Replies to requestor and updates sharing state
- Protocol design is flexible
  - Exact forwarding paths depend on implementation
  - For example, do cache-to-cache transfer?

# MESI Directory Transaction: Read


P0 acquires an address for reading:



# RdEx with Former Owner



# Contention Resolution (for Write)



### Issues with Contention Resolution

- Need to escape race conditions by:
  - NACKing requests to busy (pending invalidate) entries
    - Original requestor retries
  - OR, queuing requests and granting in sequence
  - (Or some combination thereof)
- Fairness
  - Which requestor should be preferred in a conflict?
  - Interconnect delivery order, and distance, both matter
- Ping-ponging is a higher-level issue
  - With solutions like combining trees (for locks/barriers) and better shared-data-structure design

# Scaling the Directory: Some Questions

How large is the directory?

How can we reduce the access latency to the directory?


How can we scale the system to thousands of nodes?

- Can we get the best of snooping and directory protocols?
  - Heterogeneity
  - E.g., token coherence [Martin+, ISCA 2003]

# Advancing Coherence

#### Motivation: Three Desirable Attributes

Low-latency cache-to-cache misses




No bus-like interconnect

**Bandwidth efficient** 

Dictated by workload and technology trends

#### **Workload Trends**

- Commercial workloads
  - Many cache-to-cache misses
  - Clusters of small multiprocessors



#### Goals:

- Direct cache-to-cache misses(2 hops, not 3 hops)Directory
- Moderate scalability


P P M

Workload trends → snooping protocols

**Protocol** 

#### **Workload Trends**


Low-latency cache-to-cache misses



No bus-like interconnect

**Bandwidth efficient** 

# Workload Trends Snooping Protocols



**Technology Trends** 


- High-speed point-to-point links
  - No (multi-drop) busses




- "Glueless" multiprocessors
- Improve cost & latency



- Avoid "virtual bus" ordering
- Enabled by directory protocols






Technology trends → unordered interconnects

# **Technology Trends**

Low-latency cache-to-cache misses




No bus-like interconnect

**Bandwidth efficient** 

# Technology Trends Directory Protocols






No bus-like interconnect

(Yes: no ordering required)

Bandwidth efficient

(Yes: avoids broadcast)

#### Goal: All Three Attributes



# Token Coherence: Key Insight

- Goal of invalidation-based coherence
  - Invariant: many readers -or- single writer
  - Enforced by globally coordinated actions

Key insight

- Enforce this invariant directly using tokens
  - Fixed number of tokens per block
  - One token to read, all tokens to write
- Guarantees safety in all cases
  - Global invariant enforced with only local rules
  - Independent of races, request ordering, etc.

# A Case for Asymmetry Everywhere

#### Onur Mutlu,

"Asymmetry Everywhere (with Automatic Resource Management)"

<u>CRA Workshop on Advancing Computer Architecture Research: Popular</u> <u>Parallel Programming</u>, San Diego, CA, February 2010.

Position paper