18-447
Computer Architecture
Lecture 15: GPUs, VLIW, DAE

Prof. Onur Mutlu
Carnegie Mellon University
Spring 2015, 2/20/2015
Agenda for Today & Next Few Lectures

- Single-cycle Microarchitectures
- Multi-cycle and Microprogrammed Microarchitectures
- Pipelining
  - Issues in Pipelining: Control & Data Dependence Handling, State Maintenance and Recovery, ...
- Out-of-Order Execution
  - Issues in OoO Execution: Load-Store Handling, ...
- Alternative Approaches to Instruction Level Parallelism
Approaches to (Instruction-Level) Concurrency

- Pipelining
- Out-of-order execution
- Dataflow (at the ISA level)
- **SIMD Processing** (Vector and array processors, GPUs)
- VLIW
- Decoupled Access Execute
- Systolic Arrays
Homework 3.1: Feedback Form

- Due Monday Feb 23

- I would like your feedback on the course
- Easy to fill in
- Can submit anonymously, if you wish
- Worth 0.25% of your grade (extra credit)
- Need to get checked off after submitting to get your grade points
  - Can email
  - If anonymous, show that you are turning in and have a TA check you off
A Couple of Things

- **Midterm I Date**
  - March 4?
  - March 18?

- **Collaboration on Labs**
  - All labs individual – no collaboration permitted

- **Collaboration on homeworks**
  - You can collaborate
  - But need to submit individual writeups on your own
Readings for Today


Recap of Last Lecture

- SIMD Processing
- Flynn’s taxonomy: SISD, SIMD, MISD, MIMD
- VLIW vs. SIMD
- Array vs. Vector Processors
- Vector Processors in Depth
  - Vector Registers, Stride, Masks, Length
  - Memory Banking
  - Vectorizable Code
  - Scalar vs. Vector Code Execution
  - Vector Chaining
  - Vector Stripmining
  - Gather/Scatter Operations
  - Minimizing Bank Conflicts
  - Automatic Code Vectorization
- SIMD Operations in Modern ISAs: Example from MMX
Review: Code Parallelization/Vectorization

Scalar Sequential Code

Iter. 1
- load
- load
- add
- store

Iter. 2
- load
- load
- add
- store

Vectorized Code

Iter. 1
- load
- load
- add
- store

Iter. 2
- load
- load
- add
- store

Vector Instruction

for (i=0; i < N; i++)
    C[i] = A[i] + B[i];

Vectorization is a compile-time reordering of operation sequencing
⇒ requires extensive loop dependence analysis
Recap: Vector/SIMD Processing Summary

- Vector/SIMD machines are good at exploiting regular data-level parallelism
  - Same operation performed on many data elements
  - Improve performance, simplify design (no intra-vector dependencies)

- Performance improvement limited by vectorizability of code
  - Scalar operations limit vector machine performance
  - Remember Amdahl’s Law
  - CRAY-1 was the fastest SCALAR machine at its time!

- Many existing ISAs include SIMD operations
  - Intel MMX/SSEn/AVX, PowerPC AltiVec, ARM Advanced SIMD
GPUs are SIMD Engines Underneath

- The instruction pipeline operates like a SIMD pipeline (e.g., an array processor)

- However, the programming is done using threads, NOT SIMD instructions

- To understand this, let’s go back to our parallelizable code example

- But, before that, let’s distinguish between
  - Programming Model (Software)
  - Execution Model (Hardware)
Programming Model vs. Hardware Execution Model

- Programming Model refers to how the programmer expresses the code
  - E.g., Sequential (von Neumann), Data Parallel (SIMD), Dataflow, Multi-threaded (MIMD, SPMD), ...

- Execution Model refers to how the hardware executes the code underneath
  - E.g., Out-of-order execution, Vector processor, Array processor, Dataflow processor, Multiprocessor, Multithreaded processor, ...

- Execution Model can be very different from the Programming Model
  - E.g., von Neumann model implemented by an OoO processor
  - E.g., SPMD model implemented by a SIMD processor (a GPU)
How Can You Exploit Parallelism Here?

for (i=0; i < N; i++)
    C[i] = A[i] + B[i];

**Scalar Sequential Code**

Let’s examine three programming options to exploit instruction-level parallelism present in this sequential code:

1. Sequential (SISD)
2. Data-Parallel (SIMD)
3. Multithreaded (MIMD/SPMD)
Prog. Model 1: Sequential (SISD)  

Scalar Sequential Code

- **Can be executed on a:**
  - Pipelined processor
  - Out-of-order execution processor
    - Independent instructions executed when ready
    - Different iterations are present in the instruction window and can execute in parallel in multiple functional units
    - In other words, the loop is dynamically unrolled by the hardware
  - Superscalar or VLIW processor
    - Can fetch and execute multiple instructions per cycle

```c
for (i=0; i < N; i++)
    C[i] = A[i] + B[i];
```
**Prog. Model 2: Data Parallel (SIMD)**

Scalar Sequential Code

Vector Instruction

Vectorized Code

Realization: Each iteration is independent

Idea: Programmer or compiler generates a SIMD instruction to execute the same instruction from all iterations across different data

Best executed by a SIMD processor (vector, array)
Prog. Model 3: Multithreaded

for (i=0; i < N; i++)
    C[i] = A[i] + B[i];

Scalar Sequential Code

Iter. 1
load
load
add
store

Iter. 2
load
add
store

Realization: Each iteration is independent

Idea: Programmer or compiler generates a thread to execute each iteration. Each thread does the same thing (but on different data)

Can be executed on a MIMD machine
Prog. Model 3: Multithreaded

for (i=0; i < N; i++)
C[i] = A[i] + B[i];

Realization: Each iteration is independent

This particular model is also called:

SPMD: Single Program Multiple Data

Can be executed on a SIMT machine
Single Instruction Multiple Thread
A GPU is a SIMD (SIMT) Machine

- Except it is not programmed using SIMD instructions

- It is programmed using threads (SPMD programming model)
  - Each thread executes the same code but operates a different piece of data
  - Each thread has its own context (i.e., can be treated/restarted/executed independently)

- A set of threads executing the same instruction are dynamically grouped into a warp (wavefront) by the hardware
  - A warp is essentially a SIMD operation formed by hardware!
SPMD on SIMT Machine

for (i=0; i < N; i++)
    C[i] = A[i] + B[i];

Warp: A set of threads that execute the same instruction (i.e., at the same PC)

This particular model is also called:

SPMD: Single Program Multiple Data

A GPU executes it using the SIMT model:
Single Instruction Multiple Thread
Graphics Processing Units
SIMD not Exposed to Programmer (SIMT)
**SIMD vs. SIMT Execution Model**

- **SIMD:** A single *sequential instruction stream* of SIMD instructions → each instruction specifies multiple data inputs
  - [VLD, VLD, VADD, VST], VLEN

- **SIMT:** Multiple instruction streams of *scalar instructions* → threads grouped dynamically into warps
  - [LD, LD, ADD, ST], NumThreads

- **Two Major SIMT Advantages:**
  - *Can treat each thread separately* → i.e., can execute each thread independently (on any type of scalar pipeline) → MIMD processing
  - *Can group threads into warps flexibly* → i.e., can group threads that are supposed to *truly* execute the same instruction → dynamically obtain and maximize benefits of SIMD processing
Multithreading of Warps

- Assume a warp consists of 32 threads
- If you have 32K iterations → 1K warps
- Warps can be interleaved on the same pipeline → Fine grained multithreading of warps

```c
for (i=0; i < N; i++)
    C[i] = A[i] + B[i];
```
Warps and Warp-Level FGMT

- Warp: A set of threads that execute the same instruction (on different data elements) → SIMT (Nvidia-speak)
- All threads run the same code
- Warp: The threads that run lengthwise in a woven fabric ...

![Diagram showing Thread Warps and SIMD Pipeline]
High-Level View of a GPU
Latency Hiding via Warp-Level FGMT

- **Warp**: A set of threads that execute the same instruction (on different data elements)

- **Fine-grained multithreading**
  - One instruction per thread in pipeline at a time (No interlocking)
  - Interleave warp execution to hide latencies

- **Register values of all threads stay in register file**

- **FGMT enables long latency tolerance**
  - Millions of pixels

**Slide credit**: Tor Aamodt
Warp Execution (Recall the Slide)

32-thread warp executing \( \text{ADD } A[\text{tid}], B[\text{tid}] \rightarrow C[\text{tid}] \)

**Execution using one pipelined functional unit**

- Execution sequence:

**Execution using four pipelined functional units**


Slide credit: Krste Asanovic
SIMD Execution Unit Structure

Memory Subsystem

Functional Unit

Lane

Registers for each Thread

Registers for thread IDs 0, 4, 8, ...

Registers for thread IDs 1, 5, 9, ...

Registers for thread IDs 2, 6, 10, ...

Registers for thread IDs 3, 7, 11, ...

Slide credit: Krste Asanovic
Warp Instruction Level Parallelism

Can overlap execution of multiple instructions
- Example machine has 32 threads per warp and 8 lanes
- Completes 24 operations/cycle while issuing 1 warp/cycle

Slide credit: Krste Asanovic
Same instruction in different threads uses thread id to index and access different data elements.

Let’s assume \( N=16 \), 4 threads per warp \( \rightarrow \) 4 warps.

Slide credit: Hyesoon Kim
Sample GPU SIMT Code (Simplified)

CPU code

```c
for (ii = 0; ii < 100000; ++ii) {
}
```

CUDA code

```c
// there are 100000 threads
__global__ void KernelFunction(...) {
    int tid = blockDim.x * blockIdx.x + threadIdx.x;
    int varA = aa[tid];
    int varB = bb[tid];
    C[tid] = varA + varB;
}
```

Slide credit: Hyesoon Kim
Sample GPU Program (Less Simplified)

CPU Program

```c
void add_matrix
    ( float *a, float *b, float *c, int N) {
    int index;
    for (int i = 0; i < N; ++i)
        for (int j = 0; j < N; ++j) {
            index = i + j*N;
            c[index] = a[index] + b[index];
        }
}

int main () {
    add_matrix (a, b, c, N);
}
```

GPU Program

```c
__global__ add_matrix
    ( float *a, float *b, float *c, int N) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    int j = blockIdx.y * blockDim.y + threadIdx.y;
    int index = i + j*N;
    if (i < N && j < N)
        c[index] = a[index] + b[index];
}

int main() {
    dim3 dimBlock( blocksize, blocksize);
    dim3 dimGrid (N/dimBlock.x, N/dimBlock.y);
    add_matrix<<<dimGrid, dimBlock>>>( a, b, c, N);
}
```
Warp-based SIMD vs. Traditional SIMD

- Traditional SIMD contains a single thread
  - Lock step: a vector instruction needs to finish before another can start
  - Programming model is SIMD (no extra threads) → SW needs to know vector length
  - ISA contains vector/SIMD instructions

- Warp-based SIMD consists of multiple scalar threads executing in a SIMD manner (i.e., same instruction executed by all threads)
  - Does not have to be lock step
  - Each thread can be treated individually (i.e., placed in a different warp) → programming model not SIMD
    - SW does not need to know vector length
    - Enables multithreading and flexible dynamic grouping of threads
  - ISA is scalar → vector instructions can be formed dynamically
  - Essentially, it is SPMD programming model implemented on SIMD hardware
SPMD

- Single procedure/program, multiple data
  - This is a programming model rather than computer organization

- Each processing element executes the same procedure, except on different data elements
  - Procedures can synchronize at certain points in program, e.g. barriers

- Essentially, multiple instruction streams execute the same program
  - Each program/procedure 1) works on different data, 2) can execute a different control-flow path, at run-time
  - Many scientific applications are programmed this way and run on MIMD hardware (multiprocessors)
  - Modern GPUs programmed in a similar way on a SIMD hardware
SIMD vs. SIMT Execution Model

- SIMD: A single **sequential instruction stream** of SIMD instructions → each instruction specifies multiple data inputs
  - [VLD, VLD, VADD, VST], VLEN

- SIMT: **Multiple instruction streams** of scalar instructions → threads grouped dynamically into warps
  - [LD, LD, ADD, ST], NumThreads

Two Major SIMT Advantages:
- Can treat each thread separately → i.e., can execute each thread independently on any type of scalar pipeline → MIMD processing
- Can group threads into warps flexibly → i.e., can group threads that are supposed to *truly* execute the same instruction → dynamically obtain and maximize benefits of SIMD processing
Threads Can Take Different Paths in Warp-based SIMD

- Each thread can have conditional control flow instructions
- Threads can execute different control flow paths

Slide credit: Tor Aamodt
Control Flow Problem in GPUs/SIMT

- A GPU uses a SIMD pipeline to save area on control logic.
  - Groups scalar threads into warps

- Branch divergence occurs when threads inside warps branch to different execution paths.

This is the same as conditional execution. Recall the Vector Mask and Masked Vector Operations?

Slide credit: Tor Aamodt
Idea: **Dynamic predicated (conditional) execution**
A;
if (some condition) {
    B;
} else {
    C;
}
D;

Control Flow Stack

<table>
<thead>
<tr>
<th>Next PC</th>
<th>Recv PC</th>
<th>Active Mask</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>--</td>
<td>1111</td>
</tr>
<tr>
<td>B</td>
<td>D</td>
<td>1110</td>
</tr>
<tr>
<td>D</td>
<td>D</td>
<td>0001</td>
</tr>
</tbody>
</table>

Execution Sequence

<table>
<thead>
<tr>
<th>A</th>
<th>C</th>
<th>B</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Next PC:  
Recv PC:  
Active Mask:  
TOS:  
Time:

Slide credit: Tor Aamodt
Remember: Each Thread Is Independent

- Two Major SIMT Advantages:
  - Can treat each thread separately → i.e., can execute each thread independently on any type of scalar pipeline → MIMD processing
  - Can group threads into warps flexibly → i.e., can group threads that are supposed to truly execute the same instruction → dynamically obtain and maximize benefits of SIMD processing

- If we have many threads
- We can find individual threads that are at the same PC
- And, group them together into a single warp dynamically
- This reduces “divergence” → improves SIMD utilization
  - SIMD utilization: fraction of SIMD lanes executing a useful operation (i.e., executing an active thread)
Dynamic Warp Formation/Merging

- **Idea:** Dynamically merge threads executing the same instruction (after branch divergence)
- Form new warps from warps that are waiting
  - Enough threads branching to each path enables the creation of full new warps
Dynamic Warp Formation/Merging

- **Idea:** Dynamically merge threads executing the same instruction (after branch divergence)

Dynamic Warp Formation Example

A new warp created from scalar threads of both Warp x and y executing at Basic Block D

Baseline

Dynamic Warp Formation

Execution of Warp x at Basic Block A

Execution of Warp y at Basic Block A

Legend

Slide credit: Tor Aamodt
Hardware Constraints Limit Flexibility of Warp Grouping

Can you move any thread flexibly to any lane?

Slide credit: Krste Asanovic
When You Group Threads Dynamically …

- What happens to memory accesses?

- Simple, strided (predictable) memory access patterns within a warp can become complex, randomized (unpredictable) with dynamic regrouping of threads
  - Can reduce locality in memory
  - Can lead to inefficient bandwidth utilization
What About Memory Divergence?

- Modern GPUs have caches
  - To minimize accesses to main memory (save bandwidth)
- Ideally: Want all threads in the warp to hit (without conflicting with each other)
- Problem: Some threads in the warp may hit others may miss
- Problem: One thread in a warp can stall the entire warp if it misses in the cache.

- Need techniques to
  - Tolerate memory divergence
  - Integrate solutions to branch and memory divergence
An Example GPU
NVIDIA GeForce GTX 285

- NVIDIA-speak:
  - 240 stream processors
  - “SIMT execution”

- Generic speak:
  - 30 cores
  - 8 SIMD functional units per core
NVIDIA GeForce GTX 285 “core”

= SIMD functional unit, control shared across 8 units
  = multiply-add
  = multiply

= instruction stream decode

= execution context storage

64 KB of storage for thread contexts (registers)

Slide credit: Kayvon Fatahalian
NVIDIA GeForce GTX 285 “core”

- Groups of 32 **threads** share instruction stream (each group is a Warp)
- Up to 32 warps are simultaneously interleaved
- Up to 1024 thread contexts can be stored

Slide credit: Kayvon Fatahalian
30 cores on the GTX 285: 30,720 threads

Slide credit: Kayvon Fatahalian
GPU Readings

- **Required**

- **Recommended**
VLIW and DAE
Remember: SIMD/MIMD Classification of Computers


- **SISD**: Single instruction operates on single data element
- **SIMD**: Single instruction operates on multiple data elements
  - Array processor
  - Vector processor
- **MISD?**: Multiple instructions operate on single data element
  - Closest form: systolic array processor?
- **MIMD**: Multiple instructions operate on multiple data elements (multiple instruction streams)
  - Multiprocessor
  - Multithreaded processor
SISD Parallelism Extraction Techniques

- We have already seen
  - Superscalar execution
  - Out-of-order execution

- Are there simpler ways of extracting SISD parallelism?
  - VLIW (Very Long Instruction Word)
  - Decoupled Access/Execute
VLIW
VLIW (Very Long Instruction Word)

- A very long instruction word consists of multiple independent instructions packed together by the compiler
  - Packed instructions can be logically unrelated (contrast with SIMD)

- Idea: Compiler finds independent instructions and statically schedules (i.e. packs/bundles) them into a single VLIW instruction

- Traditional Characteristics
  - Multiple functional units
  - Each instruction in a bundle executed in lock step
  - Instructions in a bundle statically aligned to be directly fed into the functional units
VLIW Concept

  - ELI: Enormously longword instructions (512 bits)
SIMD Array Processing vs. VLIW

- Array processor

![Diagram showing SIMD and VLIW processing](image-url)
VLIW Philosophy

- Philosophy similar to RISC (simple instructions and hardware)
  - Except multiple instructions in parallel

- RISC (John Cocke, 1970s, IBM 801 minicomputer)
  - Compiler does the hard work to translate high-level language code to simple instructions (John Cocke: control signals)
    - And, to reorder simple instructions for high performance
  - Hardware does little translation/decoding → very simple

- VLIW (Fisher, ISCA 1983)
  - Compiler does the hard work to find instruction level parallelism
  - Hardware stays as simple and streamlined as possible
    - Executes each instruction in a bundle in lock step
    - Simple → higher frequency, easier to design
VLIW Philosophy and Properties

More formally, VLIW architectures have the following properties:

There is one central control unit issuing a single long instruction per cycle.

Each long instruction consists of many tightly coupled independent operations.

Each operation requires a small, statically predictable number of cycles to execute.

Operations can be pipelined. These properties distinguish VLIWs from multiprocessors (with large asynchronous tasks) and dataflow machines (without a single flow of control, and without the tight coupling). VLIWs have none of the required regularity of a vector processor, or true array processor.

Commercial VLIW Machines

- Multiflow TRACE, Josh Fisher (7-wide, 28-wide)
- Cydrome Cydra 5, Bob Rau
- Transmeta Crusoe: x86 binary-translated into internal VLIW
- TI C6000, Trimedia, STMicro (DSP & embedded processors)
  - Most successful commercially

- Intel IA-64
  - Not fully VLIW, but based on VLIW principles
  - EPIC (Explicitly Parallel Instruction Computing)
  - Instruction bundles can have dependent instructions
  - A few bits in the instruction format specify explicitly which instructions in the bundle are dependent on which other ones
VLIW Tradeoffs

Advantages
+ No need for dynamic scheduling hardware → simple hardware
+ No need for dependency checking within a VLIW instruction → simple hardware for multiple instruction issue + no renaming
+ No need for instruction alignment/distribution after fetch to different functional units → simple hardware

Disadvantages
-- Compiler needs to find N independent operations per cycle
  -- If it cannot, inserts NOPs in a VLIW instruction
  -- Parallelism loss AND code size increase
-- Recompilation required when execution width (N), instruction latencies, functional units change (Unlike superscalar processing)
-- Lockstep execution causes independent operations to stall
  -- No instruction can progress until the longest-latency instruction completes
VLIW Summary

- VLIW simplifies hardware, but requires complex compiler techniques
- Solely-compiler approach of VLIW has several downsides that reduce performance
  -- Too many NOPs (not enough parallelism discovered)
  -- Static schedule intimately tied to microarchitecture
    -- Code optimized for one generation performs poorly for next
  -- No tolerance for variable or long-latency operations (lock step)

++ Most compiler optimizations developed for VLIW employed in optimizing compilers (for superscalar compilation)
  - Enable code optimizations

++ VLIW successful when parallelism is easier to find by the compiler (traditionally embedded markets, DSPs)
Decoupled Access/Execute (DAE)
Decoupled Access/Execute (DAE)

- Motivation: Tomasulo’s algorithm too complex to implement
  - 1980s before Pentium Pro

- Idea: Decouple operand access and execution via two separate instruction streams that communicate via ISA-visible queues.

Decoupled Access/Execute (II)

- Compiler generates two instruction streams (A and E)
  - Synchronizes the two upon control flow instructions (using branch queues)

\[ q = 0.0 \]
Do 1 k = 1, 400
\[ x(k) = q + y(k) \times (r \times z(k+10) + t \times z(k+11)) \]

Fig. 2a. Lawrence Livermore Loop 1 (HYDRO EXCERPT)

<table>
<thead>
<tr>
<th>Access</th>
<th>Execute</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A7 + -400 )</td>
<td>( \cdot )</td>
</tr>
<tr>
<td>( A2 + 0 )</td>
<td>( \cdot )</td>
</tr>
<tr>
<td>( A3 + 1 )</td>
<td>( \cdot )</td>
</tr>
<tr>
<td>( X2 + r )</td>
<td>( \cdot )</td>
</tr>
<tr>
<td>( X5 + t )</td>
<td>( \cdot )</td>
</tr>
<tr>
<td>loop:</td>
<td></td>
</tr>
<tr>
<td>X3 + z + 10, A2</td>
<td>( AEQ + z + 10, A2 )</td>
</tr>
<tr>
<td>X7 + z + 11, A2</td>
<td>( X4 + X2 \times f AEQ )</td>
</tr>
<tr>
<td>X4 + X2 \times f X3</td>
<td>( AEQ + z + 11, A2 )</td>
</tr>
<tr>
<td>X3 + X5 \times f X7</td>
<td>( X3 + X5 \times f AEQ )</td>
</tr>
<tr>
<td>X7 + y, A2</td>
<td>( AEQ + y, A2 )</td>
</tr>
<tr>
<td>X6 + X3 \times f X4</td>
<td>( A7 + A7 + 1 )</td>
</tr>
<tr>
<td>X4 + X7 \times f X6</td>
<td>( EAQ + AEQ \times f X6 )</td>
</tr>
<tr>
<td>( A7 + A7 + 1 )</td>
<td>( x, A2 + EAQ )</td>
</tr>
<tr>
<td>( x, A2 + X4 )</td>
<td>( A2 + A2 \times A3 )</td>
</tr>
<tr>
<td>( A2 + A2 \times A3 )</td>
<td>( \cdot )</td>
</tr>
<tr>
<td>JAM loop</td>
<td>( \cdot )</td>
</tr>
</tbody>
</table>

Fig. 2b. Compilation onto CRAY-1-like architecture

Fig. 2c. Access and execute programs for straight-line section of loop
Decoupled Access/Execute (III)

- Advantages:
  + Execute stream can run ahead of the access stream and vice versa
    + If A takes a cache miss, E can perform useful work
    + If A hits in cache, it supplies data to lagging E
    + Queues reduce the number of required registers
  + Limited out-of-order execution without wakeup/select complexity

- Disadvantages:
  -- Compiler support to partition the program and manage queues
    -- Determines the amount of decoupling
  -- Branch instructions require synchronization between A and E
  -- Multiple instruction streams (can be done with a single one, though)
Astronautics ZS-1

- Single stream steered into A and X pipelines
- Each pipeline in-order


Dynamic scheduling
- A and X streams are issued/executed independently
- Loads can bypass stores in the memory unit (if no conflict)
- Branches executed early in the pipeline
  - To reduce synchronization penalty of A/X streams
  - Works only if the register a branch sources is available

Static scheduling
- Move compare instructions as early as possible before a branch
  - So that branch source register is available when branch is decoded
- Reorder code to expose parallelism in each stream
- Loop unrolling:
  - Reduces branch count + exposes code reordering opportunities
Loop Unrolling

- Idea: Replicate loop body multiple times within an iteration
  + Reduces loop maintenance overhead
    - Induction variable increment or loop condition test
  + Enlarges basic block (and analysis scope)
    - Enables code optimization and scheduling opportunities
-- What if iteration count not a multiple of unroll factor? (need extra code to detect this)
-- Increases code size