18-447

Computer Architecture Lecture 4: ISA Tradeoffs (Continued)

Prof. Onur Mutlu Carnegie Mellon University Spring 2014, 1/22/2014

X86: Small Semantic Gap: String Operations

DEST ← SRC; IF (Byte move) THEN IF DF = 0

REP MOVS (DEST SRC)

```
THEN
                                                                                                                            (R|E)SI \leftarrow (R|E)SI + 1;
IF AddressSize = 16
                                                                                                                            (R|E)DI \leftarrow (R|E)DI + 1;
     THEN
                                                                                                                        ELSE
                                                                                                                            (R|E)SI \leftarrow (R|E)SI - 1;
            Use CX for CountReg;
                                                                                                                            (R|E)DI \leftarrow (R|E)DI - 1;
                                                                                                                        FI:
     ELSE IF AddressSize = 64 and REX.W used
                                                                                                                   ELSE IF (Word move)
            THEN Use RCX for CountReg; FI;
                                                                                                                        THEN IF DF = 0
                                                                                                                            (R|E)SI \leftarrow (R|E)SI + 2;
     ELSE
                                                                                                                            (R|E)DI \leftarrow (R|E)DI + 2;
            Use ECX for CountReg;
                                                                                                                            FI:
                                                                                                                        ELSE
FI:
                                                                                                                            (R|E)SI \leftarrow (R|E)SI - 2;
                                                                                                                            (R|E)DI \leftarrow (R|E)DI - 2;
WHILE CountReg \neq 0
                                                                                                                        FI;
     D0
                                                                                                                   ELSE IF (Doubleword move)
                                                                                                                        THEN IF DF = 0
            Service pending interrupts (if any);
                                                                                                                            (R|E)SI \leftarrow (R|E)SI + 4;
                                                                                                                            (R|E)DI \leftarrow (R|E)DI + 4;
            Execute associated string instruction;
                                                                                                                            FI:
                                                                                                                       ELSE
            CountReg \leftarrow (CountReg - 1);
                                                                                                                            (R|E)SI \leftarrow (R|E)SI - 4;
            IF CountReg = 0
                                                                                                                            (R|E)DI \leftarrow (R|E)DI - 4;
                                                                                                                       FI;
                   THEN exit WHILE loop; FI;
                                                                                                                   ELSE IF (Quadword move)
            IF (Repeat prefix is REPZ or REPE) and (ZF = 0)
                                                                                                                        THEN IF DF = 0
                                                                                                                            (R|E)SI \leftarrow (R|E)SI + 8;
            or (Repeat prefix is REPNZ or REPNE) and (ZF = 1)
                                                                                                                            (R|E)DI \leftarrow (R|E)DI + 8;
                                                                                                                            FI:
                   THEN exit WHILE loop; FI;
                                                                                                                       ELSE
     OD;
                                                                                                                            (R|E)SI \leftarrow (R|E)SI - 8;
                                                                                                                            (R|E)DI \leftarrow (R|E)DI - 8;
                                                                                                                       FI;
                                                                                                               FI;
```

How many instructions does this take in ARM and MIPS?

Small Semantic Gap Examples in VAX

- FIND FIRST
 - Find the first set bit in a bit field
 - Helps OS resource allocation operations
- SAVE CONTEXT, LOAD CONTEXT
 - Special context switching instructions
- INSQUEUE, REMQUEUE
 - Operations on doubly linked list
- INDEX
 - Array access with bounds checking
- STRING Operations
 - Compare strings, find substrings, ...
- Cyclic Redundancy Check Instruction
- EDITPC
 - Implements editing functions to display fixed format output
- Digital Equipment Corp., "VAX11 780 Architecture Handbook," 1977-78.

Small versus Large Semantic Gap

- CISC vs. RISC
 - □ Complex instruction set computer \rightarrow complex instructions
 - Initially motivated by "not good enough" code generation
 - Reduced instruction set computer \rightarrow simple instructions
 - John Cocke, mid 1970s, IBM 801
 - Goal: enable better compiler control and optimization

RISC motivated by

- Memory stalls (no work done in a complex instruction when there is a memory *stall*?)
 - When is this correct?
- Simplifying the hardware \rightarrow lower cost, higher frequency
- Enabling the compiler to optimize the code better
 - Find fine-grained parallelism to reduce *stalls*

How High or Low Can You Go?

- Very large semantic gap
 - Each instruction specifies the complete set of control signals in the machine
 - Compiler generates control signals
 - Open microcode (John Cocke, circa 1970s)
 - Gave way to optimizing compilers

Very small semantic gap

- □ ISA is (almost) the same as high-level language
- Java machines, LISP machines, object-oriented machines, capability-based machines

A Note on ISA Evolution

ISAs have evolved to reflect/satisfy the concerns of the day

Examples:

- Limited on-chip and off-chip memory size
- Limited compiler optimization technology
- Limited memory bandwidth
- Need for specialization in important applications (e.g., MMX)
- Use of translation (in HW and SW) enabled underlying implementations to be similar, regardless of the ISA
 - Concept of dynamic/static interface
 - Contrast it with hardware/software interface

Effect of Translation

 One can translate from one ISA to another *ISA* to change the semantic gap tradeoffs

Examples

- Intel's and AMD's x86 implementations translate x86 instructions into programmer-invisible microoperations (simple instructions) in hardware
- Transmeta's x86 implementations translated x86 instructions into "secret" VLIW instructions in software (code morphing software)
- Think about the tradeoffs

ISA-level Tradeoffs: Instruction Length

Fixed length: Length of all instructions the same

- + Easier to decode single instruction in hardware
- + Easier to decode multiple instructions concurrently
- -- Wasted bits in instructions (Why is this bad?)
- -- Harder-to-extend ISA (how to add new instructions?)
- Variable length: Length of instructions different (determined by opcode and sub-opcode)
 - + Compact encoding (Why is this good?)
 - Intel 432: Huffman encoding (sort of). 6 to 321 bit instructions. How?
 - -- More logic to decode a single instruction
 - -- Harder to decode multiple instructions concurrently

Tradeoffs

- Code size (memory space, bandwidth, latency) vs. hardware complexity
- ISA extensibility and expressiveness
- Performance? Smaller code vs. difficult decode

ISA-level Tradeoffs: Uniform Decode

- Uniform decode: Same bits in each instruction correspond to the same meaning
 - Opcode is always in the same location
 - Ditto operand specifiers, immediate values, ...
 - □ Many "RISC" ISAs: Alpha, MIPS, SPARC
 - + Easier decode, simpler hardware
 - + Enables parallelism: generate target address before knowing the instruction is a branch
 - -- Restricts instruction format (fewer instructions?) or wastes space
- Non-uniform decode
 - □ E.g., opcode can be the 1st-7th byte in x86
 - + More compact and powerful instruction format
 - -- More complex decode logic

x86 vs. Alpha Instruction Formats

x86:

Instruction Prefixes	Opcode	ModR/M	SIB	Displacement	Immediate
Up to four prefixes of 1 byte each (optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes or none	Immediate data of 1, 2, or 4 bytes or none
	/ 65 Mod Reg/ Opcod	e R/M	7 6 5 Scale Ind	ex Base	

Alpha:

31 26	25 21	20 16	15 5	54 0)
Opcode			Number		PALcode Format
Opcode	RA		Disp		Branch Format
Opcode	RA	RB	Disp		Memory Format
Opcode	RA	RB	Function	RC	Operate Format

MIPS Instruction Format

R-type, 3 register operands

0	rs	rt	rd	shamt	funct	R-type
6-bit	5-bit	5-bit	5-bit	5-bit	6-bit	

I-type, 2 register operands and 16-bit immediate operand

opcode	rs	rt	immediate	I-type
6-bit	5-bit	5-bit	16-bit	

J-type, 26-bit immediate operand

opcode	immediate	J-type
6-bit	26-bit	

Simple Decoding

- 4 bytes per instruction, regardless of format
- must be 4-byte aligned (2 lsb of PC must be 2b'00)
- format and fields easy to extract in hardware



Cond	0	0	I	0	Оро	cod	e	s	Rn	Rd						Op	ber	an	12		Data Processing / PSR Transfer
Cond	0	0	0	0	0	0	A	s	Rd	Rn	1		R	s		1	0	0	1	Rm	Multiply
Cond	0	0	0	0	1	υ	Α	s	RdHi	RdLo			R	n		1	0	0	1	Rm	Multiply Long
Cond	0	0	0	1	0	в	0	0	Rn	Rd		0	0	0	0	1	0	0	1	Rm	Single Data Swap
Cond	0	0	0	1	0	0	1	0	1 1 1 1	1 1 1	1	1	1	1	1	0	0	0	1	Rn	Branch and Exchange
Cond	0	0	0	Ρ	U	0	w	L	Rn	Rd		0	0	0	0	1	s	н	1	Rm	Halfword Data Transfer: register offset
Cond	0	0	0	Ρ	U	1	w	L	Rn	Rd			0	ffs	et	1	s	н	1	Offset	Halfword Data Transfer: immediate offset
Cond	0	1	T	Ρ	υ	в	w	L	Rn	Rd							Off	se	t	L	Single Data Transfer
Cond	0	1	1																1		Undefined
Cond	1	0	0	Ρ	υ	s	w	L	Rn				F	Reç	jist	er	Lis	t			Block Data Transfer
Cond	1	0	1	L						(Offs	set	t								Branch
Cond	1	1	0	Ρ	U	N	w	L	Rn	CRd			CI	P#					Off	set	Coprocessor Data Transfer
Cond	1	1	1	0	C	P	Op	c	CRn	CRd			CF	> #			CF	,	0	CRm	Coprocessor Data Operation
Cond	1	1	1	0	Cł	° C)pc	L	CRn	Rd			CF	P #			CF	,	1	CRm	Coprocessor Register Transfer
Cond	1	1	1	1						Ignored	by	pr	oce	ess	or						Software Interrupt
3322 1098	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1111 9876	111 543	1 2	1 1	1 0	9	8	7	6	5	4	3210	

.2

A Note on Length and Uniformity

- Uniform decode usually goes with fixed length
- In a variable length ISA, uniform decode can be a property of instructions of the same length
 - It is hard to think of it as a property of instructions of different lengths

A Note on RISC vs. CISC

Usually, ...

RISC

- Simple instructions
- Fixed length
- Uniform decode
- Few addressing modes

CISC

- Complex instructions
- Variable length
- Non-uniform decode
- Many addressing modes

ISA-level Tradeoffs: Number of Registers

- Affects:
 - Number of bits used for encoding register address
 - Number of values kept in fast storage (register file)
 - uarch) Size, access time, power consumption of register file
- Large number of registers:
 - + Enables better register allocation (and optimizations) by compiler → fewer saves/restores
 - -- Larger instruction size
 - -- Larger register file size

ISA-level Tradeoffs: Addressing Modes

- Addressing mode specifies how to obtain an operand of an instruction
 - Register
 - Immediate
 - Memory (displacement, register indirect, indexed, absolute, memory indirect, autoincrement, autodecrement, ...)

More modes:

- + help better support programming constructs (arrays, pointerbased accesses)
- -- make it harder for the architect to design
- -- too many choices for the compiler?
 - Many ways to do the same thing complicates compiler design
 - Wulf, "Compilers and Computer Architecture," IEEE Computer 1981

x86 vs. Alpha Instruction Formats

x86:

Instruction Prefixes	Opcode	ModR/M	SIB	Displacement	Immediate
Up to four prefixes of 1 byte each (optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes or none	Immediate data of 1, 2, or 4 bytes or none
	Mod Reg/	e R/M	Scale Inde	ex Base	

Alpha:

31 26	25 21	20 16	15	54	<u>)</u>
Opcode			Number		PALcode Format
Opcode	RA		Disp		Branch Format
Opcode	RA	RB	Disp		Memory Format
Opcode	RA	RB	Function	RC	Operate Format

x86	r8(/r) r16(/r) r32(/r) mm(/r) xmm(/r) (in decimal) /digit (Opcode) (in binary) REG =			AL AX EAX MMO XMMO 0 000	CL CX ECX MM1 XMM1 1 001	DL DX EDX MM2 XMM2 2 010	BL BX EBX MM3 XMM3 3 011	AH SP ESP MM4 XMM4 4 100	CH BP EBP MM5 XMM5 5 101	DH SI ESI MM6 XMM6 6 110	BH DI EDI MM7 XMM7 7 111
	Effective Address	Mod	R/M		Value	of Mod	IR/M By	/te (in l	lexade	cimal)	
register indirect absolute	[EAX] [ECX] [EDX] [EBX] [][] ¹ disp32 ² [ESI] [EDI]	00	000 001 010 011 100 101 110 111	00 01 02 03 04 05 06 07	08 09 0A 0B 0C 0D 0E 0F	10 11 12 13 14 15 16 17	18 19 1A 1B 1C 1D 1E 1F	20 21 22 23 24 25 26 27	28 29 2B 2D 2D 2E 2F	30 31 32 33 34 35 36 37	389 389 380 380 300 300 300 300 300 300 300 300
	[EAX]+disp8 ³ [ECX]+disp8 [EDX]+disp8 [EBX]+disp8 [EBP]+disp8 [EBP]+disp8 [EDI]+disp8 [EDI]+disp8	01	000 001 010 011 100 101 110 111	40 41 42 43 44 45 46 47	48 49 4B 4C 4D 4E 4F	50 51 52 54 55 56 57	58 59 5A 5B 5C 5D 5E 5F	60 61 62 63 64 65 66 67	68 69 6B 6D 6D 6E 6F	70 71 72 73 74 75 76 77	78 79 7A 7B 7C 7D 7E 7F
register +	[EAX]+disp32 [ECX]+disp32 [EDX]+disp32 [EBX]+disp32 [][]+disp32 [EBP]+disp32 [ESI]+disp32 [EDI]+disp32	10	000 001 010 011 100 101 110 111	80 81 82 83 84 85 86 87	88 89 8A 8B 8C 8D 8E 8F	90 91 92 93 94 95 96 97	98 99 9A 9B 9C 9D 9E 9F	A0 A1 A2 A3 A4 A5 A6 A7	A8 A9 AA AB AC AD AE AF	B0 B1 B2 B3 B4 B5 B6 B7	B8 B9 BA BB BC BD BE BF
displacement register	EAX/AX/AL/MM0/XMM0 ECX/CX/CL/MM/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/MM3/XMM3 ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7	11	000 001 010 011 100 101 110 111	CO C1 C2 C3 C4 C5 C7	C8 C9 CA CB CC CD CE CF	D0 D1 D2 D3 D4 D5 D6 D7	D8 D9 DA DB DC DD DE DF	E0 E1 E2 E3 E5 E5 E7	68 69 68 68 60 60 60 60 60 60 60 60 60 60 60 60 60	F0 F1 F2 F3 F4 F5 F6 F7	F8 F9 FA FB FC FD FE FF

Table 2-2. 32-Bit Addressing Forms with the ModR/M Byte

NOTES:

1. The [--][--] nomenclature means a SIB follows the ModR/M byte.

The disp32 nomenclature denotes a 32-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is added to the index.

The disp8 nomenclature denotes an 8-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is sign-extended and added to the index.

Table 2-3 is organized to give 256 possible values of the SIB byte (in hexadecimal). General purpose registers used as a base are indicated across the top of the table.

\mathbf{O}		Table 2	2-3. 32	-Bit Ad	dressin	ng Form	ns with	the SIE	3 Byte			_
x86	r32 (In decimal) Base – (In binary) Base –			EAX 0 000	ECX 1 001	EDX 2 010	EBX 3 011	ESP 4 100	[*] 5 101	ESI 6 110	EDI 7 111	
	Scaled Index	SS	Index		v	alue of	SIB Byte	e (in He	xadecim	al)		
indexed	[EAX] [ECX] [EDX] [EBX] none [EBP] [ESI] [EDI]	00	000 001 010 011 100 101 110 111	00 08 10 18 20 28 30 38	01 09 11 19 21 29 31 39	02 0A 12 1A 22 2A 32 3A	03 0B 13 1B 23 2B 33 3B	04 0C 14 1C 24 2C 34 3C	05 0D 15 1D 25 2D 35 3D	06 0E 16 26 2E 36 3E	07 0F 17 1F 27 2F 37 3F	
(base + index)	[EAX*2] [ECX*2] [EDX*2] [EBX*2] none [EBP*2] [ESI*2] [EDI*2]	01	000 001 010 011 100 101 110 111	40 48 50 58 60 68 70 78	41 49 51 59 61 69 71 79	42 4A 52 5A 62 6A 72 7A	43 4B 53 5B 63 6B 73 7B	44 54 5C 64 6C 74 7C	45 4D 55 5D 65 6D 75 7D	46 4E 56 66 6E 76 7E	47 4F 57 5F 67 6F 77 7F	
scaled	[EAX*4] [ECX*4] [EDX*4] [EBX*4] none [EBP*4] [ESI*4] [EDI*4]	10	000 001 010 011 100 101 110 111	80 88 90 98 A0 A8 B0 B8	81 89 91 89 A1 A9 B1 B9	82 8A 92 9A A2 AA B2 BA	83 8B 93 9B A3 AB B3 BB	84 8C 94 9C A4 AC B4 BC	85 8D 95 9D A5 AD B5 BD	86 8E 96 9E A6 AE B6 BE	87 8F 97 9F A7 AF B7 BF	
(base + index*4)	[EAX*8] [ECX*8] [EDX*8] [EBX*8] none [EBP*8] [ESI*8] [EDI*8]	11	000 001 010 011 100 101 110 111	C0 C8 D0 D8 E0 E8 F0 F8	C1 C9 D1 D9 E1 E9 F1 F9	C2 CA D2 DA E2 EA F2 FA	C3 CB D3 DB E3 E8 F3 FB	C4 CC D4 E4 EC F4 FC	CS CD DS DD ES ED FS FD	C6 CE D6 DE E6 E6 F6 FE	C7 CF D7 DF E7 EF F7 FF	
	NOTES:											-

The [*] nomenclature means a disp32 with no base if the MOD is 00B. Otherwise, [*] means disp8
or disp32 + [EBP]. This provides the following address modes:

MOD bits Effective Address

10

00 [scaled index] + disp32

01 [scaled index] + disp8 + [EBP]

[scaled index] + disp32 + [EBP]

X86 SIB-D Addressing Mode



Figure 3-11. Offset (or Effective Address) Computation

x86 Manual Vol. 1, page 3-22 -- see course resources on website Also, see Section 3.7.3 and 3.7.5

The following addressing modes suggest uses for common combinations of address components.

- Displacement A displacement alone represents a direct (uncomputed) offset to the operand. Because the
 displacement is encoded in the instruction, this form of an address is sometimes called an absolute or static
 address. It is commonly used to access a statically allocated scalar operand.
- Base A base alone represents an indirect offset to the operand. Since the value in the base register can change, it can be used for dynamic storage of variables and data structures.
- Base + Displacement A base register and a displacement can be used together for two distinct purposes:
 - As an index into an array when the element size is not 2, 4, or 8 bytes—The displacement component encodes the static offset to the beginning of the array. The base register holds the results of a calculation to determine the offset to a specific element within the array.
 - To access a field of a record: the base register holds the address of the beginning of the record, while the
 displacement is a static offset to the field.

An important special case of this combination is access to parameters in a procedure activation record. A procedure activation record is the stack frame created when a procedure is entered. Here, the EBP register is the best choice for the base register, because it automatically selects the stack segment. This is a compact encoding for this common function.

x86 Manual Vol. 1, page 3-22 -- see course resources on website Also, see Section 3.7.3 and 3.7.5

- (Index * Scale) + Displacement This address mode offers an efficient way to index into a static array when the element size is 2, 4, or 8 bytes. The displacement locates the beginning of the array, the index register holds the subscript of the desired array element, and the processor automatically converts the subscript into an index by applying the scaling factor.
- Base + Index + Displacement Using two registers together supports either a two-dimensional array (the displacement holds the address of the beginning of the array) or one of several instances of an array of records (the displacement is an offset to a field within the record).
- Base + (Index * Scale) + Displacement Using all the addressing components together allows efficient indexing of a two-dimensional array when the elements of the array are 2, 4, or 8 bytes in size.

x86 Manual Vol. 1, page 3-22 -- see course resources on website Also, see Section 3.7.3 and 3.7.5

Other Example ISA-level Tradeoffs

- Condition codes vs. not
- VLIW vs. single instruction
- Precise vs. imprecise exceptions
- Virtual memory vs. not
- Unaligned access vs. not
- Hardware interlocks vs. software-guaranteed interlocking
- Software vs. hardware managed page fault handling
- Cache coherence (hardware vs. software)

Back to Programmer vs. (Micro)architect

- Many ISA features designed to aid programmers
- But, complicate the hardware designer's job
- Virtual memory
 - vs. overlay programming
 - Should the programmer be concerned about the size of code blocks fitting physical memory?
- Addressing modes
- Unaligned memory access
 - Compile/programmer needs to align data

MIPS: Aligned Access

MSB	byte-3	byte-2	byte-1	byte-0	LSB
	byte-7	byte-6	byte-5	byte-4	

LW/SW alignment restriction: 4-byte word-alignment
 not designed to fetch memory bytes not within a word boundary

- not designed to rotate unaligned bytes into registers
- Provide separate opcodes for the "infrequent" case



- LWL/LWR is slower
- Note LWL and LWR still fetch within word boundary

X86: Unaligned Access

- LD/ST instructions automatically align data that spans a "word" boundary
- Programmer/compiler does not need to worry about where data is stored (whether or not in a word-aligned location)

4.1.1 Alignment of Words, Doublewords, Quadwords, and Double Quadwords

Words, doublewords, and quadwords do not need to be aligned in memory on natural boundaries. The natural boundaries for words, double words, and quadwords are even-numbered addresses, addresses evenly divisible by four, and addresses evenly divisible by eight, respectively. However, to improve the performance of programs, data structures (especially stacks) should be aligned on natural boundaries when ever possible. The reason for this is that the processor requires two memory accesses to make an unaligned memory access; aligned accesses require only one memory access. A word or doubleword operand that crosses a 4-byte boundary or a quadword operand that crosses an 8-byte boundary is considered unaligned and requires two separate memory bus cycles for access.

X86: Unaligned Access



Figure 4-2. Bytes, Words, Doublewords, Quadwords, and Double Quadwords in Memory

Aligned vs. Unaligned Access

Pros of having no restrictions on alignment

Cons of having no restrictions on alignment

• Filling in the above: an exercise for you...

Implementing the ISA: Microarchitecture Basics

How Does a Machine Process Instructions?

- What does processing an instruction mean?
- Remember the von Neumann model



 Processing an instruction: Transforming A to A' according to the ISA specification of the instruction

The "Process instruction" Step

- ISA specifies abstractly what A' should be, given an instruction and A
 - □ It defines an abstract finite state machine where
 - State = programmer-visible state
 - Next-state logic = instruction execution specification
 - From ISA point of view, there are no "intermediate states" between A and A' during instruction execution
 - One state transition per instruction
- Microarchitecture implements how A is transformed to A'
 - There are many choices in implementation
 - We can have programmer-invisible state to optimize the speed of instruction execution: multiple state transitions per instruction
 - Choice 1: $A \rightarrow A'$ (transform A to A' in a single clock cycle)
 - Choice 2: A → A+MS1 → A+MS2 → A+MS3 → A' (take multiple clock cycles to transform A to A')

A Very Basic Instruction Processing Engine

- Each instruction takes a single clock cycle to execute
- Only combinational logic is used to implement instruction execution
 - *No intermediate, programmer-invisible state updates*

A = Architectural (programmer visible) state at the beginning of a clock cycle
Process instruction in one clock cycle
A' = Architectural (programmer visible) state at the end of a clock cycle

A Very Basic Instruction Processing Engine

Single-cycle machine



- What is the *clock cycle time* determined by?
- What is the *critical path* of the combinational logic determined by?

M[0]	
M[1]	
M[2]	
M[3]	
M[4]	
M[N-1]	

Memory

array of storage locations indexed by an address



Registers

- given special names in the ISA (as opposed to addresses)
- general vs. special purpose

Program Counter

memory address of the current instruction

Instructions (and programs) specify how to transform the values of programmer visible state

Single-cycle vs. Multi-cycle Machines

Single-cycle machines

- Each instruction takes a single clock cycle
- All state updates made at the end of an instruction's execution
- □ Big disadvantage: The slowest instruction determines cycle time → long clock cycle time

Multi-cycle machines

- Instruction processing broken into multiple cycles/stages
- State updates can be made during an instruction's execution
- Architectural state updates made only at the end of an instruction's execution
- □ Advantage over single-cycle: The slowest "stage" determines cycle time
- Both single-cycle and multi-cycle machines literally follow the von Neumann model at the microarchitecture level

Instruction Processing "Cycle"

- Instructions are processed under the direction of a "control unit" step by step.
- Instruction cycle: Sequence of steps to process an instruction
- Fundamentally, there are six phases:
- Fetch
- Decode
- Evaluate Address
- Fetch Operands
- Execute
- Store Result
- Not all instructions require all six stages (see P&P Ch. 4)

Instruction Processing "Cycle" vs. Machine Clock Cycle

- Single-cycle machine:
 - All six phases of the instruction processing cycle take a *single* machine clock cycle to complete
- Multi-cycle machine:
 - All six phases of the instruction processing cycle can take multiple machine clock cycles to complete
 - □ In fact, each phase can take multiple clock cycles to complete

Instruction Processing Viewed Another Way

- Instructions transform Data (AS) to Data' (AS')
- This transformation is done by functional units
 - Units that "operate" on data
- These units need to be told what to do to the data
- An instruction processing engine consists of two components
 - Datapath: Consists of hardware elements that deal with and transform data signals
 - functional units that operate on data
 - hardware structures (e.g. wires and muxes) that enable the flow of data into the functional units and registers
 - storage units that store data (e.g., registers)
 - Control logic: Consists of hardware elements that determine control signals, i.e., signals that specify what the datapath elements should do to the data

Single-cycle vs. Multi-cycle: Control & Data

- Single-cycle machine:
 - Control signals are generated in the same clock cycle as data signals are operated on
 - Everything related to an instruction happens in one clock cycle
- Multi-cycle machine:
 - Control signals needed in the next cycle can be generated in the previous cycle
 - Latency of control processing can be overlapped with latency of datapath operation
- We will see the difference clearly in *microprogrammed multi-cycle microarchitecture*

Many Ways of Datapath and Control Design

- There are many ways of designing the data path and control logic
- Single-cycle, multi-cycle, pipelined datapath and control
- Single-bus vs. multi-bus datapaths
 - See your homework 2 question
- Hardwired/combinational vs. microcoded/microprogrammed control
 - Control signals generated by combinational logic versus
 - Control signals stored in a memory structure
- Control signals and structure depend on the datapath design

Flash-Forward: Performance Analysis

- Execution time of an instruction
 - □ {CPI} x {clock cycle time}
- Execution time of a program
 - Sum over all instructions [{CPI} x {clock cycle time}]
 - □ {# of instructions} x {Average CPI} x {clock cycle time}
- Single cycle microarchitecture performance
 - □ CPI = 1
 - Clock cycle time = long
- Multi-cycle microarchitecture performance
 - CPI = different for each instruction
 - Average CPI \rightarrow hopefully small
 - Clock cycle time = short

Now, we have two degrees of freedom to optimize independently

A Single-Cycle Microarchitecture A Closer Look

Remember...

Single-cycle machine



Let's Start with the State Elements



For Now, We Will Assume

- Magic" memory and register file
- Combinational read
 - output of the read data port is a combinational function of the register file contents and the corresponding read select port
- Synchronous write
 - the selected register is updated on the positive edge clock transition when write enable is asserted
 - Cannot affect read output in between clock edges
 - Can affect read output at clock edges (but who cares?)
- Single-cycle, synchronous memory
 - Contrast this with memory that tells when the data is ready
 - i.e., Ready bit: indicating the read or write is done

Instruction Processing

- 5 generic steps (P&H)
 - Instruction fetch (IF)
 - Instruction decode and register operand fetch (ID/RF)
 - Execute/Evaluate memory address (EX/AG)
 - Memory operand fetch (MEM)
 - Store/writeback result (WB)



What Is To Come: The Full Datapath



**Based on original figure from [P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

JAL, JR, JALR omitted

Single-Cycle Datapath for Arithmetic and Logical Instructions

R-Type ALU Instructions

- Assembly (e.g., register-register signed addition) ADD rd_{reg} rs_{reg} rt_{reg}
- Machine encoding

0	rs	rt	rd	0	ADD	R-type
6-bit	5-bit	5-bit	5-bit	5-bit	6-bit	

Semantics

if MEM[PC] == ADD rd rs rt $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$ $PC \leftarrow PC + 4$

ALU Datapath



if MEM[PC] == ADD rd rs rt $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$ $PC \leftarrow PC + 4$ IF ID EX MEM WB Combinational state update logic

I-Type ALU Instructions

- Assembly (e.g., register-immediate signed additions)
 ADDI rt_{req} rs_{req} immediate₁₆
- Machine encoding

ADDI	rs	rt	immediate	I-type
6-bit	5-bit	5-bit	16-bit	

Semantics

if MEM[PC] == ADDI rt rs immediate $GPR[rt] \leftarrow GPR[rs] + sign-extend (immediate)$ $PC \leftarrow PC + 4$

Datapath for R and I-Type ALU Insts.



**Based on original figure from [P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

Single-Cycle Datapath for *Data Movement Instructions*

Load Instructions

- Assembly (e.g., load 4-byte word)
 LW rt_{reg} offset₁₆ (base_{reg})
- Machine encoding

LW	base	rt	offset	I-type
6-bit	5-bit	5-bit	16-bit	

Semantics
 if MEM[PC]==LW rt offset₁₆ (base)
 EA = sign-extend(offset) + GPR[base]
 GPR[rt] ← MEM[translate(EA)]
 PC ← PC + 4

LW Datapath



if MEM[PC]==LW rt offset₁₆ (base) EA = sign-extend(offset) + GPR[base] GPR[rt] \leftarrow MEM[translate(EA)] PC \leftarrow PC + 4 IF ID EX MEM[WB Combinational state update logic 55

Store Instructions

- Assembly (e.g., store 4-byte word) SW rt_{reg} offset₁₆ (base_{reg})
- Machine encoding

SW	base	rt	offset	l-type
6-bit	5-bit	5-bit	16-bit	

Semantics
 if MEM[PC]==SW rt offset₁₆ (base)
 EA = sign-extend(offset) + GPR[base]
 MEM[translate(EA)] ← GPR[rt]
 PC ← PC + 4

SW Datapath



if MEM[PC]==SW rt offset₁₆ (base) EA = sign-extend(offset) + GPR[base] MEM[translate(EA)] \leftarrow GPR[rt] PC \leftarrow PC + 4 IF ID EX MEM WB Combinational state update logic 57

Load-Store Datapath



Datapath for Non-Control-Flow Insts.



Single-Cycle Datapath for *Control Flow Instructions*

Unconditional Jump Instructions

- Assembly
 1 immodulut
 - J immediate₂₆
- Machine encoding

J	immediate	J-type
6-bit	26-bit	

Semantics
 if MEM[PC]==J immediate₂₆
 target = { PC[31:28], immediate₂₆, 2' b00 }
 PC ← target

Unconditional Jump Datapath



if MEM[PC]==J immediate26
 PC = { PC[31:28], immediate26, 2' b00 }

What about JR, JAL, JAL?

Conditional Branch Instructions

- Assembly (e.g., branch if equal)
 BEQ rs_{reg} rt_{reg} immediate₁₆
- Machine encoding

BEQ	rs	rt	immediate	l-type
6-bit	5-bit	5-bit	16-bit	

Semantics (assuming no branch delay slot) if MEM[PC]==BEQ rs rt immediate₁₆ target = PC + 4 + sign-extend(immediate) x 4 if GPR[rs]==GPR[rt] then PC ← target else PC ← PC + 4

Conditional Branch Datapath (For You to Fix)



How to uphold the delayed branch semantice?

Putting It All Together



**Based on original figure from [P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

JAL, JR, JALR omitted