Execution-based Prefetchers (I)

- **Idea:** Pre-execute a piece of the (pruned) program solely for prefetching data
  - Only need to distill pieces that lead to cache misses

- **Speculative thread:** Pre-executed program piece can be considered a “thread”

- Speculative thread can be executed
  - On a separate processor/core
  - On a separate hardware thread context (think fine-grained multithreading)
  - On the same thread context in idle cycles (during cache misses)
How to construct the speculative thread:
- Software based pruning and “spawn” instructions
- Hardware based pruning and “spawn” instructions
- Use the original program (no construction), but
  - Execute it faster without stalling and correctness constraints

Speculative thread
- Needs to discover misses before the main program
  - Avoid waiting/stalling and/or compute less
- To get ahead, uses
  - Perform only address generation computation, branch prediction, value prediction (to predict “unknown” values)
Thread-Based Pre-Execution


Thread-Based Pre-Execution Issues

- **Where to execute the precomputation thread?**
  1. Separate core (least contention with main thread)
  2. Separate thread context on the same core (more contention)
  3. Same core, same context
    - When the main thread is stalled

- **When to spawn the precomputation thread?**
  1. Insert spawn instructions well before the “problem” load
    - How far ahead?
      - Too early: prefetch might not be needed
      - Too late: prefetch might not be timely
  2. When the main thread is stalled

- **When to terminate the precomputation thread?**
  1. With pre-inserted CANCEL instructions
  2. Based on effectiveness/contention feedback
Thread-Based Pre-Execution Issues

- Read
  - Many issues in software-based pre-execution discussed.

Key

- Main Execution
- Pre-Execution

(a) Multiple Pointer Chains

(b) Non-Affine Array Accesses

(c) Multiple Procedure Calls

(d) Multiple Control-Flow Paths
An Example

(a) Original Code

```c
register int i;
register arc_t *arcout;
for( i<trips; }
    // loop over ‘trips’ lists
    if (arcout[1] ident != FIXED) {
        ...
        first_of_sparse_list = arcout + 1;
    }
    ...
    // invoke a pre-execution starting
    // at END FOR
    PreExecute_Start(END_FOR);
    arcin = (arc_t *)first_of_sparse_list
        ->tail->mark;
    // traverse the list starting with
    // the first node just assigned
    while (arcin) {
        tail = arcin->tail;
        ...
        arcin = arcin->tail->mark;
    }
    // terminate this pre-execution after
    // prefetching the entire list
    PreExecute_Stop();
END FOR:
    // the target address of the pre-
    // execution
    i++, arcout+=3;
}
```

(b) Code with Pre-Execution

```c
register int i;
register arc_t *arcout;
for( i<trips; }
    // loop over ‘trips’ lists
    if (arcout[1] ident != FIXED) {
        ...
        first_of_sparse_list = arcout + 1;
    }
    ...
    // invoke a pre-execution starting
    // at END FOR
    PreExecute_Start(END_FOR);
    arcin = (arc_t *)first_of_sparse_list
        ->tail->mark;
    // traverse the list starting with
    // the first node just assigned
    while (arcin) {
        tail = arcin->tail;
        ...
        arcin = arcin->tail->mark;
    }
    // terminate this pre-execution after
    // prefetching the entire list
    PreExecute_Stop();
END FOR:
    // the target address of the pre-
    // execution
    i++, arcout+=3;
    }
    // terminate this pre-execution if we
    // have passed the end of the for-loop
    PreExecute_Stop();
```

The Spec2000 benchmark mcf spends roughly half of its execution time in a nested loop which traverses a set of linked lists. An abstract version of this loop is shown in Figure 2(a), in which the for-loop iterates over the lists and the while-loop visits the elements of each list. As we observe from the figure, the first node of each list is assigned by dereferencing the pointer first_of_sparse_list, whose value is in fact determined by arcout, an induction variable of the for-loop. Therefore, even when we are still working on the current list, the first and the remaining nodes on the next list can be loaded speculatively by pre-executing the next iteration of the for-loop.

Figure 2(b) shows a version of the program with pre-execution code inserted (shown in boldface). END FOR is simply a label to denote the place where arcout gets updated. The new instruction PreExecute_Start(END_FOR) initiates a pre-execution thread, say T, starting at the PC represented by END_FOR. Right after the pre-execution begins, T’s registers that hold the values of i and arcout will be updated. Then i’s value is compared against trips to see if we have reached the end of the for-loop. If so, thread T will exit the for-loop and encounters a PreExecute_Stop(), which will terminate the pre-execution and free up T for future use. Otherwise, T will continue pre-executing the body of the for-loop, and hence compute the first node of the next list automatically. Finally, after traversing the entire list through the while-loop, the pre-execution will be terminated by another PreExecute_Stop(). Notice that any PreExecute_Start() instructions encountered during pre-execution are simply ignored as we do not allow nested pre-execution in order to keep our design simple. Similarly, PreExecute_Stop() instructions cannot terminate the main thread either.
Example ISA Extensions

\[
\text{Thread\_ID} = \text{PreExecute\_Start}(\text{Start\_PC}, \text{Max\_Insts}):\n\]
Request for an idle context to start pre-execution at \text{Start\_PC} and stop when \text{Max\_Insts} instructions have been executed; \text{Thread\_ID} holds either the identity of the pre-execution thread or -1 if there is no idle context. This instruction has effect only if it is executed by the main thread.

\textbf{PreExecute\_Stop}(): The thread that executes this instruction will be self terminated if it is a pre-execution thread; no effect otherwise.

\textbf{PreExecute\_Cancel}(	ext{Thread\_ID}): Terminate the pre-execution thread with \text{Thread\_ID}. This instruction has effect only if it is executed by the main thread.

*Figure 4. Proposed instruction set extensions to support pre-execution. (C syntax is used to improve readability.*)*
Results on a Multithreaded Processor

(a) Execution Time Normalized to the Original Case

- **Compress**: 100
- **Em3d**: 100
- **Equake**: 100
- **Mcf**: 100
- **Mst**: 100
- **Raytrace**: 100
- **Twolf**: 100

- Load L2-miss stall
- Load L2-hit stall
- Other stall
- Busy
Problem Instructions


Figure 2. Example problem instructions from heap insertion routine in vpr.

```c
struct s_heap **heap; // from [1..heap_size]
int heap_size; // # of slots in the heap
int heap_tail; // first unused slot in heap

void add_to_heap (struct s_heap *hptr) {
    ...  
    1. heap[heap_tail] = hptr;
    2. int ifrom = heap_tail;
    3. int ito = ifrom/2;
    4. heap_tail++;
    5. while ((ito >= 1) &&
        (heap[ifrom]->cost < heap[ito]->cost))
        6. struct s_heap *temp_ptr = heap[ito];
        7. heap[ito] = heap[ifrom];
        8. heap[ifrom] = temp_ptr;
        9. ifrom = ito;
       10. ito = ifrom/2;
}
```
Fork Point for Prefetching Thread

Figure 3. The `node_to_heap` function, which serves as the fork point for the slice that covers `add_to_heap`.

```c
void node_to_heap (... , float cost, ...) {
    struct s_heap *hptr; ← fork point
    ...
    hptr = alloc_heap_data();
    hptr->cost = cost;
    ...
    add_to_heap (hptr);
}
```
Pre-execution Thread Construction

Figure 4. Alpha assembly for the add_to_heap function. The instructions are annotated with the number of the line in Figure 2 to which they correspond. The problem instructions are in bold and the shaded instructions comprise the un-optimized slice.

```assembly
node_to_heap:
  ... /* skips ~40 instructions */
  2 lda s1, 252(gp) # &heap_tail
  2 ld1 t2, 0(s1) # ifrom = heap_tail
  1 ldq t5, -76(s1) # &heap[0]
  3 cmpl t2, 0, t4 # see note
  4 addl t2, 0x1, t6 # heap_tail +1
  1 s8addq t2, t5, t3 # &heap[heap_tail]
  4 stl t6, 0(s1) # store heap_tail
  1 stq s0, 0(t3) # heap[heap_tail]
  3 addl t2, t4, t4 # see note
  3 sra t4, 0x1, t4 # &ito = ifrom/2
  5 ble t4, return # (ito < 1)
loop:
  6 s8addq t2, t5, a0 # &heap[ifrom]
  6 s8addq t4, t5, t7 # &heap[ito]
  11 cmpl t4, 0, t9 # see note
  10 move t4, t2 # ifrom = ito
  6 ldq a2, 0(a0) # heap[ito]
  6 ldq a4, 0(t7) # heap[ito]
  11 addl t4, t9, t9 # see note
  11 sra t9, 0x1, t4 # &ito = ifrom/2
  6 lds $f0, 4(a2) # heap[ifrom]->cost
  6 lds $f1, 4(a4) # heap[ito]->cost
  6 cmplt $f0, $f1, $f0 # (heap[ito]->cost < heap[ito]->cost)
  6 fbeq $f0, return # (ito >= 1)
return:
  ... /* register restore code & return */

note: the divide by 2 operation is implemented by a 3 instruction sequence described in the strength reduction optimization.
```

Figure 5. Slice constructed for example problem instructions. Much smaller than the original code, the slice contains a loop that mimics the loop in the original code.

```assembly
slice:
  1 ldq $6, 328(gp) # &heap
  2 ld1 $3, 252(gp) # ito = heap_tail
slice_loop:
  3,11 sra $3, 0x1, $3 # ito /= 2
  6 s8addq $3, $6, $16 # &heap[ito]
  6 ldq $18, 0($16) # heap[ito]
  6 lds $f1, 4($18) # heap[ito]->cost
  6 cmptle $f1, $f17, $f31 # (heap[ito]->cost < cost) PRED
  br slice_loop
```

---

fork: on first instruction of node_to_heap
live-in: $f17<cost>, gp
max loop iterations: 4
Review: Runahead Execution

- A simple pre-execution method for prefetching purposes

- When the oldest instruction is a long-latency cache miss:
  - Checkpoint architectural state and enter runahead mode

- In runahead mode:
  - Speculatively pre-execute instructions
  - The purpose of pre-execution is to generate prefetches
  - L2-miss dependent instructions are marked INV and dropped

- Runahead mode ends when the original miss returns
  - Checkpoint is restored and normal execution resumes

Review: Runahead Execution (Mutlu et al., HPCA 2003)

Small Window:

Runahead:

Saved Cycles
Multiprocessors and Issues in Multiprocessing
Readings: Multiprocessing

- **Required**

- **Recommended**
Readings: Cache Coherence

- **Required**
  - Culler and Singh, *Parallel Computer Architecture*
    - Chapter 5.1 (pp 269 – 283), Chapter 5.3 (pp 291 – 305)
  - P&H, *Computer Organization and Design*
    - Chapter 5.8 (pp 534 – 538 in 4th and 4th revised eds.)

- **Recommended:**
Remember: Flynn’s Taxonomy of Computers


- **SISD**: Single instruction operates on single data element
  - Array processor
  - Vector processor

- **SIMD**: Single instruction operates on multiple data elements
  - Array processor
  - Vector processor

- **MISD**: Multiple instructions operate on single data element
  - Closest form: systolic array processor, streaming processor

- **MIMD**: Multiple instructions operate on multiple data elements (multiple instruction streams)
  - Multiprocessor
  - Multithreaded processor
Why Parallel Computers?

- **Parallelism**: Doing multiple things at a time
- **Things**: instructions, operations, tasks

**Main Goal**
- **Improve performance** (Execution time or task throughput)
  - Execution time of a program governed by Amdahl’s Law

**Other Goals**
- **Reduce power consumption**
  - (4N units at freq F/4) consume less power than (N units at freq F)
  - Why?
- **Improve cost efficiency and scalability, reduce complexity**
  - Harder to design a single unit that performs as well as N simpler units
- **Improve dependability**: Redundant execution in space
Types of Parallelism and How to Exploit Them

- **Instruction Level Parallelism**
  - Different instructions within a stream can be executed in parallel
  - Pipelining, out-of-order execution, speculative execution, VLIW
  - Dataflow

- **Data Parallelism**
  - Different pieces of data can be operated on in parallel
  - SIMD: Vector processing, array processing
  - Systolic arrays, streaming processors

- **Task Level Parallelism**
  - Different “tasks/threads” can be executed in parallel
  - Multithreading
  - Multiprocessing (multi-core)
Task-Level Parallelism: Creating Tasks

- Partition a single problem into multiple related tasks (threads)
  - Explicitly: Parallel programming
    - Easy when tasks are natural in the problem
      - Web/database queries
    - Difficult when natural task boundaries are unclear
  - Transparently/implicitly: Thread level speculation
    - Partition a single thread speculatively

- Run many independent tasks (processes) together
  - Easy when there are many processes
    - Batch simulations, different users, cloud computing workloads
  - Does not improve the performance of a single task
Multiprocessing Fundamentals
Multiprocessor Types

- Loosely coupled multiprocessors
  - No shared global memory address space
  - Multicomputer network
    - Network-based multiprocessors
  - Usually programmed via message passing
    - Explicit calls (send, receive) for communication

- Tightly coupled multiprocessors
  - Shared global memory address space
  - Traditional multiprocessing: symmetric multiprocessing (SMP)
    - Existing multi-core processors, multithreaded processors
  - Programming model similar to uniprocessors (i.e., multitasking uniprocessor) except
    - Operations on shared data require synchronization
Main Issues in Tightly-Coupled MP

- **Shared memory synchronization**
  - Locks, atomic operations

- **Cache consistency**
  - More commonly called cache coherence

- **Ordering of memory operations**
  - What should the programmer expect the hardware to provide?

- Resource sharing, contention, partitioning
- Communication: Interconnection networks
- Load imbalance
Aside: Hardware-based Multithreading

- Coarse grained
  - Quantum based
  - Event based (switch-on-event multithreading)

- Fine grained
  - Cycle by cycle

- Simultaneous
  - Can dispatch instructions from multiple threads at the same time
  - Good for improving execution unit utilization
Parallel Speedup Example

- $a_4x^4 + a_3x^3 + a_2x^2 + a_1x + a_0$

- Assume each operation 1 cycle, no communication cost, each op can be executed in a different processor

- How fast is this with a single processor?
  - Assume no pipelining or concurrent execution of instructions

- How fast is this with 3 processors?
\[ R = a_4 x^4 + a_3 x^3 + a_2 x^2 + a_1 x + a_0 \]

Single processor: 11 operations (data flow graph)

\[ \tau_1 = 11 \text{ cycles} \]
\[ R = a_n x^n + a_3 x^2 + a_2 x^2 + a_1 x + a_0 \]

Three processors: \( T_3 \) (execution with 3 proc.)

\[ T_3 = 5 \text{ cycles} \]
Speedup with 3 Processors

\[ T_3 = \frac{5 \text{ cycles}}{} \]

\[
\text{Speedup with 3 processors} = \frac{11}{5} = 2.2
\]

\[
\left( \frac{T_1}{T_3} \right)
\]

Is this a fair comparison?
Revisiting the Single-Processor Algorithm

Revisit \( T_1 \)

Better single-processor algorithm:

\[
R = a_4 x^4 + a_3 x^3 + a_2 x^2 + a_1 x + a_0
\]

\[
R = ((a_4 x + a_3) x + a_2) x + a_1) x + a_0
\]

(Horner's method)

\( T_1 = 8 \text{ cycles} \)

Speedup with 3 pros. = \( \frac{T_1^{\text{best}}}{T_3^{\text{best}}} = \frac{8}{5} = 1.6 \)
Superlinear Speedup

- Can speedup be greater than P with P processing elements?

- Cache effects

- Working set effects

- Happens in two ways:
  - Unfair comparisons
  - Memory effects
Utilization, Redundancy, Efficiency

- Traditional metrics
  - Assume all P processors are tied up for parallel computation

- Utilization: How much processing capability is used
  - $U = \frac{\text{# Operations in parallel version}}{\text{processors} \times \text{Time}}$

- Redundancy: how much extra work is done with parallel processing
  - $R = \frac{\text{# of operations in parallel version}}{\text{# operations in best single processor algorithm version}}$

- Efficiency
  - $E = \frac{\text{Time with 1 processor}}{\text{processors} \times \text{Time with P processors}}$
  - $E = \frac{U}{R}$
Utilization of a Multiprocessor

**Multiprocessor metrics**

**Utilization:** How much processing capability we use

\[
U = \frac{\text{Ops with p proc.}}{p \times T_p}
\]

Example:

- 10 operations (in parallel version)
- 3 processors × 5 time units

\[
U = \frac{10}{15} = \frac{10}{15}
\]
Redundancy: How much extra work due to multiprocessing

\[ R = \frac{\text{Ops with } p \text{ proc.}}{\text{Ops with 1 proc.}} \text{ best} = \frac{10}{8} \]

\[ R \text{ is always } \geq 1 \]

Efficiency: How much resource we use compared to how much resource we can get away with

\[ E = \frac{1}{R} \frac{T_1}{T_p} \text{ best} \]
\[ (\text{tying up 1 proc for } T_p \text{ time units}) \]
\[ = \frac{8}{15} \]
\[ (E = \frac{U}{R}) \]
Caveats of Parallelism (I)

\[ T_p = \alpha \cdot \frac{T_1}{p} + (1 - \alpha) \cdot T_1 \]

- Parallelizable part/fraction of the single-processor program
- Non-parallelizable part

Why the reality? (diminishing returns)
Amdahl's Law

\[
\text{Speedup with } p \text{ proc.} = \frac{T_1}{T_P} = \frac{1}{\frac{\alpha}{p} + (1-\alpha)}
\]

\[
\text{Speedup as } p \to \infty = \frac{1}{1 - \alpha} \rightarrow \text{bottleneck for parallel speedup}
\]

Amdahl, "Validity of the single processor approach to achieving large scale computing capabilities," AFIPS 1967.
Amdahl’s Law Implication 1

Adding more and more processors gives less and less benefit if $\alpha < 1$.

Amdahl’s Law illustrated.
Amdahl’s Law Implication 2

The benefit (speedup) is small until $\alpha \approx 1$.
Caveats of Parallelism (II)

- **Amdahl’s Law**
  - $f$: Parallelizable fraction of a program
  - $N$: Number of processors

  \[
  \text{Speedup} = \frac{1}{1 - f + \frac{f}{N}}
  \]


- **Maximum speedup limited by serial portion**: Serial bottleneck

- **Parallel portion is usually not perfectly parallel**
  - Synchronization overhead (e.g., updates to shared data)
  - Load imbalance overhead (imperfect parallelization)
  - Resource sharing overhead (contention among $N$ processors)
Sequential Bottleneck

![Graph showing speedup as a function of f (parallel fraction) with curves for N=10, N=100, and N=1000. The x-axis represents f (parallel fraction) ranging from 0 to 1, and the y-axis represents speedup ranging from 0 to 200.]
Why the Sequential Bottleneck?

- Parallel machines have the sequential bottleneck

- Main cause: Non-parallelizable operations on data (e.g. non-parallelizable loops)
  
  \[
  \text{for ( i = 0 ; i < N; i++)} \\
  \quad A[i] = (A[i] + A[i-1]) / 2
  \]

- Single thread prepares data and spawns parallel tasks (usually sequential)
Another Example of Sequential Bottleneck

InitPriorityQueue(PQ);
SpawnThreads();

ForEach Thread:

while (problem not solved)

Lock (X)
SubProblem = PQ.remove();
Unlock(X);

Solve(SubProblem);
If(problem solved) break;
NewSubProblems = Partition(SubProblem);
Lock(X)
PQ.insert(NewSubProblems); Unlock(X)

PrintSolution();
Bottlenecks in Parallel Portion

- **Synchronization**: Operations manipulating shared data cannot be parallelized
  - Locks, mutual exclusion, barrier synchronization
  - **Communication**: Tasks may need values from each other
    - Causes thread serialization when shared data is contended

- **Load Imbalance**: Parallel tasks may have different lengths
  - Due to imperfect parallelization or microarchitectural effects
    - Reduces speedup in parallel portion

- **Resource Contention**: Parallel tasks can share hardware resources, delaying each other
  - Replicating all resources (e.g., memory) expensive
    - Additional latency not present when each task runs alone
Difficulty in Parallel Programming

- Little difficulty if parallelism is natural
  - “Embarrassingly parallel” applications
  - Multimedia, physical simulation, graphics
  - Large web servers, databases?

- Difficulty is in
  - Getting parallel programs to work correctly
  - Optimizing performance in the presence of bottlenecks

- Much of parallel computer architecture is about
  - Designing machines that overcome the sequential and parallel bottlenecks to achieve higher performance and efficiency
  - Making programmer’s job easier in writing correct and high-performance parallel programs
Memory Ordering in Multiprocessors
Ordering of Operations

- Operations: A, B, C, D
  - In what order should the hardware execute (and report the results of) these operations?

- A contract between programmer and microarchitect
  - Specified by the ISA

- Preserving an “expected” (more accurately, “agreed upon”) order simplifies programmer’s life
  - Ease of debugging; ease of state recovery, exception handling

- Preserving an “expected” order usually makes the hardware designer’s life difficult
  - Especially if the goal is to design a high performance processor: Load-store queues in out of order execution
Memory Ordering in a Single Processor

- Specified by the von Neumann model
- Sequential order
  - Hardware *executes* the load and store operations *in the order specified by the sequential program*

- Out-of-order execution does not change the semantics
  - Hardware *retires (reports to software the results of)* the load and store operations *in the order specified by the sequential program*

- **Advantages:**
  1) Architectural state is precise within an execution. 2) Architectural state is consistent across different runs of the program ⇒ Easier to debug programs

- **Disadvantage:** Preserving order adds overhead, reduces performance
Memory Ordering in a Dataflow Processor

- A memory operation executes when its operands are ready

- Ordering specified only by data dependencies

- Two operations can be executed and retired in any order if they have no dependency

- Advantage: Lots of parallelism $\rightarrow$ high performance
- Disadvantage: Order can change across runs of the same program $\rightarrow$ Very hard to debug
Memory Ordering in a MIMD Processor

- Each processor’s memory operations are in sequential order with respect to the “thread” running on that processor (assume each processor obeys the von Neumann model).

- Multiple processors execute memory operations concurrently.

- How does the memory see the order of operations from all processors?
  - In other words, what is the ordering of operations across different processors?
Why Does This Even Matter?

- **Ease of debugging**
  - It is nice to have the same execution done at different times have the same order of execution

- **Correctness**
  - Can we have incorrect execution if the order of memory operations is different from the point of view of different processors?

- **Performance and overhead**
  - Enforcing a strict “sequential ordering” can make life harder for the hardware designer in implementing performance enhancement techniques (e.g., OoO execution, caches)
Protecting Shared Data

- Threads are not allowed to update shared data concurrently
  - For correctness purposes

- Accesses to shared data are encapsulated inside critical sections or protected via synchronization constructs (locks, semaphores, condition variables)

- Only one thread can execute a critical section at a given time
  - Mutual exclusion principle

- A multiprocessor should provide the correct execution of synchronization primitives to enable the programmer to protect shared data
Supporting Mutual Exclusion

- Programmer needs to make sure mutual exclusion (synchronization) is correctly implemented
  - We will assume this
  - But, correct parallel programming is an important topic

- Programmer relies on hardware primitives to support correct synchronization
  - If hardware primitives are not correct (or unpredictable), programmer’s life is tough
  - If hardware primitives are correct but not easy to reason about or use, programmer’s life is still tough
Assume P1 is in critical section.
Intuitively, it must have executed A,
which means F1 must be 1 (as A happens before B),
which means P2 should not enter the critical section.
A Question

- Can the two processors be in the critical section at the same time given that they both obey the von Neumann model?
- Answer: yes
An Incorrect Result (due to an implementation that does not provide sequential consistency)

time 0: P₁ executes A
(set F₁ = 1) st F₁ complete
A is sent to memory (from P₁'s view)
P₂ executes X
(set F₂ = 1) st F₂ complete
X is sent to memory (from P₂'s view)
Both Processors in Critical Section

Time 0: $P_1$ executes A
(set $F_1 = 1$) st $F_1$ complete (from $P_1$'s view)
A is sent to memory

Time 1: $P_1$ executes B
(test $F_2 = 0$) ld $F_2$ started
B is sent to memory

Time 50: Memory sends back to $P_1$
$F_2 (0)$ ld $F_2$ complete

Time 51: $P_1$ is in critical section

Time 100: Memory completes A
$F_1 = 1$ in memory (too late!)

$P_2$ executes X
(set $F_2 = 1$) st $F_2$ complete (from $P_2$'s view)
X is sent to memory

$P_2$ executes Y
(test $F_1 = 0$) ld $F_1$ started
Y is sent to memory

Memory sends back to $P_2$
$F_1 (0)$ ld $F_1$ complete

$P_2$ is in critical section

$F_2 = 1$ in memory (too late!)
What happened?

P₁'s view of mem. ops                                                                 P₂'s view

A  \((F₁=1)\)                                                                                      X  \((F₂=1)\)

B  \((\text{test+} F₂=0)\)                                                             Y  \((\text{test+} F₁=0)\)

X  \((F₂=1)\)                                                                                      A  \((F₁=1)\)

B executed before X

Y executed before A

Problem!

These two processors did not see the same order of operations in memory.
How Can We Solve The Problem?

- **Idea:** *Sequential consistency*

- All processors see the same order of operations to memory
- i.e., all memory operations happen in an order (called the global total order) that is consistent across all processors

- Assumption: within this global order, each processor’s operations appear in sequential order with respect to its own operations.
Sequential Consistency


A multiprocessor system is sequentially consistent if:
- the result of any execution is the same as if the operations of all the processors were executed in some sequential order
AND
- the operations of each individual processor appear in this sequence in the order specified by its program

This is a memory ordering model, or memory model
- Specified by the ISA
Programmer’s Abstraction

- Memory is a switch that services one load or store at a time form any processor
- All processors see the currently serviced load or store at the same time
- Each processor’s operations are serviced in program order
Sequentially Consistent Operation Orders

- Potential correct global orders (all are correct):
  - A B X Y
  - A X B Y
  - A X Y B
  - X A B Y
  - X A Y B
  - X Y A B

- Which order (interleaving) is observed depends on implementation and dynamic latencies
Consequences of Sequential Consistency

- Corollaries

1. Within the same execution, all processors see the same global order of operations to memory
   - No correctness issue
   - Satisfies the “happened before” intuition

2. Across different executions, different global orders can be observed (each of which is sequentially consistent)
   - Debugging is still difficult (as order changes across runs)
Issues with Sequential Consistency?

- Nice abstraction for programming, but two issues:
  - Too conservative ordering requirements
  - Limits the aggressiveness of performance enhancement techniques

- Is the total global order requirement too strong?
  - Do we need a global order across all operations and all processors?
  - How about a global order only across all stores?
    - Total store order memory model; unique store order model
  - How about enforcing a global order only at the boundaries of synchronization?
    - Relaxed memory models
    - Acquire-release consistency model
Issues with Sequential Consistency?

- Performance enhancement techniques that could make SC implementation difficult

- Out-of-order execution
  - Loads happen out-of-order with respect to each other and with respect to independent stores

- Caching
  - A memory location is now present in multiple places
  - Prevents the effect of a store to be seen by other processors
Weaker Memory Consistency

- The ordering of operations is important when the order affects operations on shared data → i.e., when processors need to synchronize to execute a “program region”

- Weak consistency
  - Idea: Programmer specifies regions in which memory operations do not need to be ordered
  - “Memory fence” instructions delineate those regions
    - All memory operations before a fence must complete before fence is executed
    - All memory operations after the fence must wait for the fence to complete
    - Fences complete in program order
  - All synchronization operations act like a fence
Tradeoffs: Weaker Consistency

- Advantage
  - No need to guarantee a very strict order of memory operations
    → Enables the hardware implementation of performance enhancement techniques to be simpler
    → Can be higher performance than stricter ordering

- Disadvantage
  - More burden on the programmer or software (need to get the “fences” correct)

- Another example of the programmer-microarchitect tradeoff
Issues with Sequential Consistency?

- Performance enhancement techniques that could make SC implementation difficult

- Out-of-order execution
  - Loads happen out-of-order with respect to each other and with respect to independent stores

- Caching
  - A memory location is now present in multiple places
  - Prevents the effect of a store to be seen by other processors
Cache Coherence
Many parallel programs communicate through *shared memory*

Proc 0 writes to an address, followed by Proc 1 reading

- This implies communication between the two

Each read should receive the value last written by anyone

- This requires synchronization (what does last written mean?)
- What if Mem[A] is cached (at either end)?
Cache Coherence

- Basic question: If multiple processors cache the same block, how do they ensure they all see a consistent state?
The Cache Coherence Problem

P1

Interconnection Network

P2

ld r2, x

Main Memory

1000
The Cache Coherence Problem

P1

1000

Interconnection Network

Main Memory

x 1000

P2

1000

ld r2, x

ld r2, x
The Cache Coherence Problem

P1

P2

ld r2, x
add r1, r2, r4
st x, r1

ld r2, x

Interconnection Network

Main Memory
The Cache Coherence Problem

```
ld r2, x
add r1, r2, r4
st x, r1
```

- `Id r2, x`
- `add r1, r2, r4`
- `st x, r1`

P1

```
2000
```

P2

```
1000
```

Interconnection Network

Main Memory

Id r5, x

Should NOT load 1000
Cache Coherence: Whose Responsibility?

Software

- Can the programmer ensure coherence if caches are invisible to software?
- What if the ISA provided a cache flush instruction?
  - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor’s local cache.
  - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors’ caches.
  - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.

Hardware

- Simplifies software’s job
- One idea: Invalidate all other copies of block A when a processor writes to it
A Very Simple Coherence Scheme

- Caches “snoop” (observe) each other’s write/read operations. If a processor writes to a block, all others invalidate it from their caches.

- A simple protocol:

  - Write-through, no-write-allocate cache
  - Actions: PrRd, PrWr, BusRd, BusWr
(Non-)Solutions to Cache Coherence

- No hardware based coherence
  - Keeping caches coherent is software’s responsibility
  - Makes microarchitect’s life easier
  - Makes average programmer’s life much harder
    - Need to worry about hardware caches to maintain program correctness?
  - Overhead in ensuring coherence in software

- All caches are shared between all processors
  - No need for coherence
  - Shared cache becomes the bandwidth bottleneck
  - Very hard to design a scalable system with low-latency cache access this way
Maintaining Coherence

- Need to guarantee that all processors see a consistent value (i.e., consistent updates) for the same memory location.

- Writes to location A by P0 should be seen by P1 (eventually), and all writes to A should appear in some order.

- Coherence needs to provide:
  - **Write propagation**: guarantee that updates will propagate.
  - **Write serialization**: provide a consistent global order seen by all processors.

- Need a global point of serialization for this store ordering.
Hardware Cache Coherence

- **Basic idea:**
  - A processor/cache broadcasts its write/update to a memory location to all other processors
  - Another cache that has the location either updates or invalidates its local copy
Coherence: Update vs. Invalidate

- How can we *safely update replicated data*?
  - Option 1 (Update protocol): push an update to all copies
  - Option 2 (Invalidate protocol): ensure there is only one copy (local), update it

- **On a Read:**
  - If local copy isn’t valid, put out request
  - (If another node has a copy, it returns it, otherwise memory does)
On a Write:
- Read block into cache as before

Update Protocol:
- Write to block, and simultaneously broadcast written data to sharers
- (Other nodes update their caches if data was present)

Invalidate Protocol:
- Write to block, and simultaneously broadcast invalidation of address to sharers
- (Other nodes clear block from cache)
Update vs. Invalidate Tradeoffs

- Which do we want?
  - Write frequency and sharing behavior are critical

- **Update**
  - If sharer set is constant and updates are infrequent, avoids the cost of invalidate-reenqueue (broadcast update pattern)
  - If data is rewritten without intervening reads by other cores, updates were useless
  - Write-through cache policy $\Rightarrow$ bus becomes bottleneck

- **Invalidate**
  - After invalidation broadcast, core has exclusive access rights
  - Only cores that keep reading after each write retain a copy
  - If write contention is high, leads to ping-ponging (rapid mutual invalidation-reenqueue)
Two Cache Coherence Methods

- How do we ensure that the proper caches are updated?

- **Snoopy Bus** [Goodman ISCA 1983, Papamarcos+ ISCA 1984]
  - Bus-based, single point of serialization for all requests
  - Processors observe other processors’ actions
    - E.g.: P1 makes “read-exclusive” request for A on bus, P0 sees this and invalidates its own copy of A

- **Directory** [Censier and Feautrier, IEEE ToC 1978]
  - Single point of serialization per block, distributed among nodes
  - Processors make explicit requests for blocks
  - Directory tracks ownership (sharer set) for each block
  - Directory coordinates invalidation appropriately
    - E.g.: P1 asks directory for exclusive copy, directory asks P0 to invalidate, waits for ACK, then responds to P1
Directory Based
Cache Coherence
Directory Based Coherence

- **Idea:** A logically-central directory keeps track of where the copies of each cache block reside. Caches consult this directory to ensure coherence.

- **An example mechanism:**
  - For each cache block in memory, store P+1 bits in directory
    - One bit for each cache, indicating whether the block is in cache
    - Exclusive bit: indicates that a cache has the only copy of the block and can update it without notifying others
  - On a read: set the cache’s bit and arrange the supply of data
  - On a write: invalidate all caches that have the block and reset their bits
  - Have an “exclusive bit” associated with each block in each cache
Directory Based Coherence Example (I)

Example directory based scheme

$P = 4$

$P_{1}$ takes a read miss to block $A$

$P_{3}$ takes a read miss

No cache has the block
3. P2 takes a write miss
   → invalidate P1 & P3's caches
   → write request → P2 has the exclusive copy of the block now. Set the Exclusive bit.
   → P2 can now update the block without notifying any other processor or the directory.
   → P2 needs to have a bit in its cache indicating it can perform exclusive updates to that block.
   → private/exclusive bit per cache block.

4. P3 takes a write miss
   → Mem Controller requests block from P2
   → Mem Controller gives block to P3
   → P2 invalidates its copy.

5. P2 takes a read miss
   → P3 supplies it.
Snoopy Cache Coherence
Snoopy Cache Coherence

- **Idea:**
  - All caches “snoop” all other caches’ read/write requests and keep the cache block coherent
  - Each cache block has “coherence metadata” associated with it in the tag store of each cache

- Easy to implement if all caches share a common bus
  - Each cache broadcasts its read/write operations on the bus
  - Good for small-scale multiprocessors
  - What if you would like to have a 1000-node multiprocessor?
SNOOPY CACHE

Each Cache observes its own processor & the bus
- Changes the state of the cached block based on observed actions by processors & the bus

Processor actions to a block: PR (Proc. Read)
                         RW (Proc. Write)

Bus actions to a block: BR (Bus Read)
                        BW (Bus Write)
                        or BRx (Bus Read Exclusive)
A Simple Snoopy Cache Coherence Protocol

- Caches “snoop” (observe) each other’s write/read operations
- A simple protocol:

- Write-through, no-write-allocate cache
- Actions: PrRd, PrWr, BusRd, BusWr
A More Sophisticated Protocol: MSI

- Extend single valid bit per block to three states:
  - **M**(odified): cache line is only copy and is dirty
  - **S**(hared): cache line is one of several copies
  - **I**(nvalid): not present

- Read miss makes a *Read* request on bus, transitions to **S**
- Write miss makes a *ReadEx* request, transitions to **M** state
- When a processor snoops *ReadEx* from another writer, it must invalidate its own copy (if any)
- **S**→**M** upgrade can be made without re-reading data from memory (via *Invalidations*)
The Problem with MSI

- A block is in no cache to begin with
- Problem: On a read, the block immediately goes to “Shared” state although it may be the only copy to be cached (i.e., no other processor will cache it)

Why is this a problem?
- Suppose the cache that read the block wants to write to it at some point
- It needs to broadcast “invalidate” even though it has the only cached copy!
- If the cache knew it had the only cached copy in the system, it could have written to the block without notifying any other cache → saves unnecessary broadcasts of invalidations
The Solution: MESI

- Idea: Add another state indicating that this is the only cached copy and it is clean.
  - *Exclusive* state

- Block is placed into the *exclusive* state if, during *BusRd*, no other cache had it
  - Wired-OR “shared” signal on bus can determine this: snooping caches assert the signal if they also have a copy

- Silent transition *Exclusive* → *Modified* is possible on write!

- MESI is also called the *Illinois protocol* [Papamarcos and Patel, ISCA 1984]
Illinois Protocol

4 States
M: Modified (Exclusive copy, modified)
E: Exclusive (',', clean)
S: Shared (Shared copy, clean)
I: Invalid

BI: Invalidate, but already have the data (do not supply it)
BRI: Invalidate, but also need the data (supply it)
MESI State Machine
MESI State Machine

[Culler/Singh96]
A transition from a single-owner state (Exclusive or Modified) to Shared is called a **downgrade**, because the transition takes away the owner's right to modify the data.

A transition from Shared to a single-owner state (Exclusive or Modified) is called an **upgrade**, because the transition grants the ability to the owner (the cache which contains the respective block) to write to the block.
MESI State Machine from Lab 7

- Invalid
  - other cache has write-miss (invalidate)
- Shared
  - write (upgrade and inval. others)
    - other cache has read-miss (downgrade)
  - cache miss (1 requester)
- Modified
  - other cache has write-miss (invalidate)
    - cache miss (1 requester)
  - other cache has read-miss (downgrade)
  - write (mark dirty)
- Exclusive
  - other cache has read-miss (downgrade)
Intel Pentium Pro

- Write Allocate
- L1 can have data not in L2
- Hit: Someone has it clean
- HitM: Someone has it dirty

Slide credit: Yale Patt
Snoopy Invalidation Tradeoffs

- Should a downgrade from M go to S or I?
  - S: if data is likely to be reused (before it is written to by another processor)
  - I: if data is likely to be not reused (before it is written to by another)

- Cache-to-cache transfer
  - On a BusRd, should data come from another cache or memory?
  - Another cache
    - may be faster, if memory is slow or highly contended
  - Memory
    - Simpler: no need to wait to see if cache has data first
    - Less contention at the other caches
    - Requires writeback on M downgrade

- Writeback on Modified->Shared: necessary?
  - One possibility: **Owner** (O) state (MOESI protocol)
    - One cache owns the latest data (memory is not updated)
    - Memory writeback happens when all caches evict copies
The Problem with MESI

- Shared state requires the data to be clean
  - i.e., all caches that have the block have the up-to-date copy and so does the memory

- Problem: Need to write the block to memory when BusRd happens when the block is in Modified state

- Why is this a problem?
  - Memory can be updated unnecessarily → some other processor may write to the block while it is cached
Improving on MESI

- Idea 1: Do not transition from M→S on a BusRd. Invalidate the copy and supply the modified block to the requesting processor directly without updating memory.

- Idea 2: Transition from M→S, but designate one cache as the owner (O), who will write the block back when it is evicted.
  - Now “Shared” means “Shared and potentially dirty”
  - This is a version of the MOESI protocol.
The protocol can be optimized with more states and prediction mechanisms to
+ Reduce unnecessary invalidates and transfers of blocks

However, more states and optimizations
-- Are more difficult to design and verify (lead to more cases to take care of, race conditions)
-- Provide diminishing returns
Revisiting Two Cache Coherence Methods

- How do we ensure that the proper caches are updated?

- **Snoopy Bus** [Goodman ISCA 1983, Papamarcos+ ISCA 1984]
  - Bus-based, **single point of serialization for all requests**
  - Processors observe other processors’ actions
    - E.g.: P1 makes “read-exclusive” request for A on bus, P0 sees this and invalidates its own copy of A

- **Directory** [Censier and Feautrier, IEEE ToC 1978]
  - **Single point of serialization per block**, distributed among nodes
  - Processors make explicit requests for blocks
  - Directory tracks ownership (sharer set) for each block
  - Directory coordinates invalidation appropriately
    - E.g.: P1 asks directory for exclusive copy, directory asks P0 to invalidate, waits for ACK, then responds to P1
Snoopy Cache vs. Directory Coherence

- **Snoopy Cache**
  - Critical path is short: miss $\rightarrow$ bus transaction to memory
  - Global serialization is easy: bus provides this already (arbitration)
  - Simple: adapt bus-based uniprocessors easily
    - Relies on broadcast messages to be seen by all caches:
      $\rightarrow$ single point of serialization (bus): *not scalable*

- **Directory**
  - Adds indirection to critical path: request $\rightarrow$ directory $\rightarrow$ mem
  - Requires extra storage space to track sharer sets
    - Can be approximate (false positives are OK)
  - Protocols and race conditions are more complex
  + Exactly as scalable as interconnect and directory storage
    *(much more scalable than bus)*
Revisiting Directory-Based Cache Coherence
Remember: Directory Based Coherence

- Idea: A logically-central directory keeps track of where the copies of each cache block reside. Caches consult this directory to ensure coherence.

- An example mechanism:
  - For each cache block in memory, store P+1 bits in directory
    - One bit for each cache, indicating whether the block is in cache
    - Exclusive bit: indicates that the cache that has the only copy of the block and can update it without notifying others
  - On a read: set the cache’s bit and arrange the supply of data
  - On a write: invalidate all caches that have the block and reset their bits
  - Have an “exclusive bit” associated with each block in each cache
Remember: Directory Based Coherence

**Example directory based scheme**

- $P_L = 4$
- **Exclusive bit**
  - Bits: 0 0 0 0 0
  - No cache has the block

1. $P_1$ takes a read miss to block A
   - 0 0 0 0 0
   - \[ \rightarrow \]
   - 0 1 0 0 0

2. $P_3$ takes a read miss
   - 0 1 0 1 0
Directory-Based Protocols

- Required when scaling past the capacity of a single bus
- Distributed, *but*:
  - Coherence still requires single point of serialization (for write serialization)
  - Serialization location can be different for every block (striped across nodes)

- We can reason about the protocol for a single block: one *server* (directory node), many *clients* (private caches)

- Directory receives *Read* and *ReadEx* requests, and sends *Inv* requests: invalidation is explicit (as opposed to snoopy buses)
Key operation to support is *set inclusion test*

- False positives are OK: want to know which caches *may* contain a copy of a block, and spurious invalidations are ignored
- False positive rate determines *performance*

Most accurate (and expensive): full bit-vector

Compressed representation, linked list, Bloom filters are all possible
Follow *semantics* of snoop-based system
- but with explicit request, reply messages

**Directory:**
- Receives *Read, ReadEx, Upgrade* requests from nodes
- Sends *Inval/Downgrade* messages to sharers if needed
- Forwards request to memory if needed
- Replies to requestor and updates sharing state

**Protocol design is flexible**
- Exact forwarding paths depend on implementation
- For example, do cache-to-cache transfer?
P0 acquires an address for reading:

1. Read

2. DatEx (DatShr)
RdEx with Former Owner

1. RdEx

P0 → Home

2. Invl

Home → Owner

3a. Rev

3b. DatEx

Owner → P0
Contention Resolution (for Write)

1a. RdEx
2a. DatEx
4. Invl
5a. Rev

1b. RdEx
3. RdEx
2b. NACK
5b. DatEx
Issues with Contention Resolution

- Need to escape race conditions by:
  - NACKing requests to busy (pending invalidate) entries
    - Original requestor retries
  - OR, queuing requests and granting in sequence
  - (Or some combination thereof)

- Fairness
  - Which requestor should be preferred in a conflict?
  - Interconnect delivery order, and distance, both matter

- Ping-ponging is a higher-level issue
  - With solutions like combining trees (for locks/barriers) and better shared-data-structure design
Scaling the Directory: Some Questions

- How large is the directory?
- How can we reduce the access latency to the directory?
- How can we scale the system to thousands of nodes?