CMU 18-447 Introduction to Computer Architecture, Spring 2015

Final Exam

Date: Tue., 5/5

Instructor: Onur Mutlu
TAs: Rachata Ausavarungnirun, Kevin Chang, Albert Cho, Jeremie Kim, Clement Loh

Name:

Problem 1 (50 Points):
Problem 2 (50 Points):
Problem 3 (50 Points):
Problem 4 (50 Points):
Problem 5 (40 Points):
Problem 6 (50 Points):
Problem 7 (60 Points):
Bonus (50 Points):
Total (400 Points):

Instructions:
1. This is a closed book exam. You are allowed to have three letter-sized cheat sheets.
2. No electronic devices may be used.
3. This exam lasts 3 hours.
4. Clearly indicate your final answer for each problem.
5. Please show your work when needed.
6. Please write your initials at the top of every page.
7. Please make sure that your answers to all questions (and all supporting work that is required) are contained in the space required.

Tips:
- Be cognizant of time. Do not spend too much time on one question.
- Be concise. You will be penalized for verbosity and unnecessarily long answers.
- Show work when needed. You will receive partial credit at the instructors’ discretion.
- Write legibly. Show your final answer.
1. Virtual Memory and Caches [50 points]

Assume that we have a byte-addressable processor that implements paging-based virtual memory using a three-level hierarchical page table organization. The virtual address is 46 bits, and the physical memory is 4GB. The page table base register (PTBR) stores the base address of the first-level table (PT1). All the page tables have the same size of one physical page for the first-level (PT1), second-level (PT2), and third level (PT3). Each PT1/PT2 entry stores the base address of a second/third-level table (PT2/PT3). In contrast to PT1 and PT2, each PT3 entry stores a page table entry (PTE). The PTE is 4-bytes in size.

The processor has a 64KB virtually-indexed physically-tagged (VIPT) L1 cache that is direct mapped with a cache line size of 128 bytes, and a 64-entry TLB.

(a) What is the physical page size? Show all your work.

1. First, the physical address space is $\log_2 4GB = 32$ bits. So each PT1 and PT2 entry stores 32 bits (4 bytes).
2. Since the virtual address space is 46 bits and assume the page size is $P$, then there are $2^{46}$ possible mappings that the page tables can store.
3. Each page table can store $\frac{P}{4}$ mappings because each entry is 4 bytes and the table is $P$ bytes. The three-level hierarchical page table can in total store $(\frac{P}{4})(\frac{P}{4})(\frac{P}{4}) = \frac{2^{46}}{P}$ mappings.
4. $P = 2^{13}$.

(b) How many bits of the virtual page number are used to index the L1 cache?

The cache requires $\log_2 64KB = 16$ bits from the address for indexing. So 3 bits are overlapped with the VPN.

(c) What kind of aliasing problem does this processor’s L1 cache have?

Synonym – multiple different virtual addresses map to the same physical address, causing multiple copies of the data belonging to the same physical address residing in the cache.
(d) In lecture, we learned multiple techniques to resolve this particular aliasing problem (in part (c) above) in a VIPT cache. One of them is to increase the associativity of the cache. To address this aliasing problem for this processor’s VIPT cache, what is the minimum associativity that is required for the cache? Show your work.

\[ 2^3 = 8 \]

(e) We also learned another technique that searches all possible sets that can contain the same physical block. For this VIPT cache, how many sets need to be searched to fix the aliasing problem? Show your work.

\[ 2^3 = 8 \]
2. Register Renaming [50 points]

In this problem, we will give you the state of the Register Alias Table (RAT), Reservation Stations (RS), and Physical Register File (PRF) for a Tomasulo-like out-of-order execution engine.

The out-of-order machine in this problem has the following characteristics:

- The processor is fully pipelined with four stages: Fetch, decode, execute, and writeback.
- For all instructions, fetch takes 1 cycle, decode takes 1 cycle, and writeback takes 1 cycle.
- The processor implements ADD and MUL instructions only. Both the adder and multiplier are fully pipelined. ADD instructions take 3 cycles and MUL instructions take 4 cycles in the execute stage. Note that the adder and multiplier have separate common data buses (CDBs), which allow both the adder and multiplier to broadcast results in the same cycle.
- An instruction always allocates the first reservation station that is available (in top-to-bottom order) at the required functional unit.

Suppose the pipeline is initially empty and the machine fetches exactly 5 instructions. The diagram below shows the snapshot of the machine at a particular point in time.
(a) Your first task is to use only the supplied information to draw the data flow graph for the five instructions which have been fetched. Label nodes with the operation (+ or *) being performed and edges with the architectural register alias numbers (e.g., R0).

![Data Flow Graph Diagram]

(b) Now, use the data flow graph to fill in the table below with the five instructions being executed on the processor in program order. The source registers can be specified in either order. Give instructions in the following format: “opcode, source1, source2, destination.”

<table>
<thead>
<tr>
<th>OP</th>
<th>Src 1</th>
<th>Src 2</th>
<th>Dest</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL</td>
<td>R0</td>
<td>R3</td>
<td>R2</td>
</tr>
<tr>
<td>MUL</td>
<td>R2</td>
<td>R3</td>
<td>R4</td>
</tr>
<tr>
<td>ADD</td>
<td>R2</td>
<td>R4</td>
<td>R6</td>
</tr>
<tr>
<td>MUL</td>
<td>R4</td>
<td>R4</td>
<td>R6</td>
</tr>
<tr>
<td>ADD</td>
<td>R5</td>
<td>R6</td>
<td>R6</td>
</tr>
</tbody>
</table>

(c) Now, show the full pipeline timing diagram below for the sequence of five instructions that you determined above, from the fetch of the first instruction to the writeback of the last instruction. Assume that the machine stops fetching instructions after the fifth instruction.

As we saw in class, use F for fetch, D for decode, En to signify the nth cycle of execution for an instruction, and W to signify writeback. You may or may not need all columns shown. Finally, identify the cycle after which the snapshot of the microarchitecture was taken. Shade the corresponding cycle in the last row of the table.

| Cycle: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
|--------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|
| Instruction 1 | F | D | E1 | E2 | E3 | E4 | W |   |   |    |    |    |    |    |    |    |    |    |
| Instruction 2 | F | D |   |   | E1 | E2 | E3 | E4 | W |    |    |    |    |    |    |    |    |    |
| Instruction 3 | F | D |   |   | E1 | E2 | E3 | W |   |    |    |    |    |    |    |    |    |    |
| Instruction 4 | F | D |   |   | E1 | E2 | E3 | E4 | W |    |    |    |    |    |    |    |    |    |
| Instruction 5 | F | D |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |
| Snapshot cycle |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    | X  |
3. Branch Prediction [50 points]

Assume the following piece of code that iterates through two large arrays, j and k, each populated with completely (i.e., truly) random positive integers. The code has two branches (labeled B1 and B2). When we say that a branch is taken, we mean that the code inside the curly brackets is executed. Assume the code is run to completion without any errors (there are no exceptions). For the following questions, assume that this is the only block of code that will ever be run, and the loop-condition branch (B1) is resolved first in the iteration before the if-condition branch (B2).

```java
for (int i = 0; i < 1000000; i++) { /* B1 */
    /* TAKEN PATH for B1 */
    if (i % 3 == 0) { /* B2 */
        /* TAKEN PATH for B2 */
        j[i] = k[i] - i;
    }
} /* TAKEN PATH for B2 */
```

You are running the above code on a machine with a two-bit global history register (GHR) shared by all branches, which starts with *Not Taken, Not Taken* (2'b00). Each pattern history table entry (PHTE) contains a 2-bit saturating counter. The saturating counter values are as follows:
- 2'b00 - Strongly Not Taken
- 2'b01 - Weakly Not Taken
- 2'b10 - Weakly Taken
- 2'b11 - Strongly Taken

(a) You observe that the branch predictor mispredicts 100% of the time in the first 5 iterations of the loop. Is this possible? Fill in the table below with all possible initial values each entry can take. Leave the table blank if this is not possible.

<table>
<thead>
<tr>
<th>PHT Entry</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>TT</td>
<td>01</td>
</tr>
<tr>
<td>TN</td>
<td>00</td>
</tr>
<tr>
<td>NT</td>
<td>01</td>
</tr>
<tr>
<td>NN</td>
<td>00 or 01</td>
</tr>
</tbody>
</table>

Show your work here:

The pattern after 5 iterations: TTTNTNTTTN.

- For GHR=NN, the only observed branch is T, which is the first taken branch. Therefore, the PHTE for NN has to be either 00 or 01 so that the branch predictor mispredicts the taken branch.
- For GHR=TT, the observed branches are T N T N. The PHTE for TT has to be initialized to 01 in order to cause the predictor to always mispredict.
- For GHR=TN, the observed branches are T T. Thus, the initial PHTE value for TN has to be 00 to mispredict both taken branches.
- For GHR=NT, the observed branches are T (i.e., the second taken branch) N T. Similar to the TT entry, NT’s PHTE has to be initialized 01.

6/26
(b) Please read the entire question first before answering any part.

Rachata believes that the misprediction rate can become 0% during the steady state.
Is this possible?
Circle one: YES  NO

If it is possible (YES), fill in one possible set of initial PHTE values that can lead to a 0% misprediction rate.

<table>
<thead>
<tr>
<th>PHT Entry</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>TT</td>
<td></td>
</tr>
<tr>
<td>TN</td>
<td></td>
</tr>
<tr>
<td>NT</td>
<td></td>
</tr>
<tr>
<td>NN</td>
<td></td>
</tr>
</tbody>
</table>

If it is not possible (NO), what is the lowest misprediction rate that can be achieved during the steady state?

The lowest misprediction rate is 33.33%.

Show all your work here below:

No, it’s not possible. The best correct prediction rate is 4/6, which is 1/3 misprediction rate.

At steady state, we will keep observing the following pattern which repeats over time: TTTNTN.

With GHR=TN, this entry will saturate to 11, taken all the time. Therefore, 2 Ts will be always predicted correctly out of the 6 branches in the pattern.

With GHR=NT or TT, the predictor will observe either T and N. No matter what the initial values are for these two entries, only one of the branches can be predicted correctly. Therefore 2 out of of remaining 4 branches in the pattern will be predicted correctly.

With GHR=NN, the predictor won’t observe it during the steady state.
4. **Interconnects** [50 points]

The following diagrams show four different topologies. In this question, assume that a packet can move from one node to the adjacent node in 1 cycle. Also, assume that the routing mechanism uses the shortest path from the source to the destination.

\[ a) \text{Uni-Directional Ring} \quad b) \text{Bi-Directional Ring} \]

\[ c) \text{2-D Torus} \quad d) \text{3-D Torus} \]
(a) What is the average latency of a uni-directional ring of size $n$, assuming a uniform traffic pattern where every node has an equal probability of sending a packet to every other node without traffic contention? No traffic contention means that a packet can always move toward its destination every cycle on its shortest path. For this and the following questions, assume that $n$ is an odd number. Show your work.

$$Avg\left(1 + 2 + 3 + \ldots + n - 1\right) = \frac{(n)(n-1)}{2(n-1)} = \frac{n}{2}$$

(b) What is the average latency of a bi-directional ring of size $n$, assuming a uniform traffic pattern without traffic contention? Show your work.

For an odd number of $n$, the average latency is $\frac{(n+1)}{4}$. 
(c) What is the average latency of a $n \times n$ torus, assuming a uniform traffic pattern without traffic contention? Show your work. (*Hint: each ring in a torus is a bi-directional ring.*)

$$2 \times \frac{(n+1)}{4} = \frac{(n+1)}{2}$$

(d) What is the average latency of a $n \times n \times n$ 3-D torus, assuming a uniform traffic pattern without traffic contention? Show your work.

$$3 \times \frac{(n+1)}{4}$$
5. Memory Consistency [40 points]

There are 2 threads with 4 instructions. The two threads are executed concurrently on a dual-core processor. Assume that registers in both cores are initialized with the values shown in the table below. The instructions of each thread are also shown below.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>1</td>
</tr>
<tr>
<td>R2</td>
<td>2</td>
</tr>
<tr>
<td>R3</td>
<td>3</td>
</tr>
<tr>
<td>R4</td>
<td>4</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Thread A</th>
<th>Thread B</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST R1, 0x1000</td>
<td>ST R3, 0x1000</td>
</tr>
<tr>
<td>LD R5, 0x1000</td>
<td>LD R5, 0x1000</td>
</tr>
<tr>
<td>ADD R5, R5, R2</td>
<td>ADD R5, R5, R4</td>
</tr>
<tr>
<td>ST R5, 0x1000</td>
<td>ST R5, 0x1000</td>
</tr>
</tbody>
</table>

(a) Assume the dual-core processor implements sequential consistency. List all the possible values that can be stored in address 0x1000, assuming both threads run to completion.

3, 5, 7, 9

(b) How many different memory instruction interleavings of the 2 threads will guarantee a value of 0x9 in address 0x1000, assuming both threads run to completion? Show your work.

4
(c) Assume now that the dual-core processor does not support sequential consistency. List all the possible values that can be stored in address 0x1000, assuming both threads run to completion. Explain your answer briefly.

3, 5, 7, 9
Thread B might never see the sequential updates of Thread A, but the result will be equivalent to that of a sequentially consistent model.
6. Memory Interference [50 points]

During the lectures, we introduced a variety of ways to tackle memory interference. In this problem, we will look at the Blacklisting Memory Scheduler (BLISS) to reduce unfairness. There are two key aspects of BLISS that you need to know.

- When the memory controller services $\eta$ consecutive requests from a particular application, this application is blacklisted. We name this non-negative integer $\eta$ the **Blacklisting Threshold**.
- The blacklist is cleared periodically every 10000 cycles starting at $t=0$.

To reduce unfairness, memory requests in BLISS are prioritized in the following order:

- Non-blacklisted applications’ requests
- Row-buffer hit requests
- Older requests

The memory system for this problem consists of 2 channels with 2 banks each. Tables 1 and 2 show the memory request stream in the same bank for both applications at varying times. The memory requests are labeled with numbers that represent the row position of the data within the accessed bank. Assume the following for all questions:

- A row buffer hit takes 50 cycles.
- A row buffer miss/conflict takes 200 cycles.
- All the row buffers are closed at time $t=0$.

<table>
<thead>
<tr>
<th>Application A (Channel 0, Bank 0)</th>
<th>Row 1</th>
<th>Row 1</th>
<th>Row 1</th>
<th>Row 1</th>
<th>Row 1</th>
<th>Row 1</th>
<th>Row 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Application B (Channel 0, Bank 0)</td>
<td>Row 1</td>
<td>Row 1</td>
<td>Row 1</td>
<td>Row 1</td>
<td>Row 1</td>
<td>Row 1</td>
<td>Row 1</td>
</tr>
</tbody>
</table>

Table 1: Memory requests of the two applications at $t=0$

<table>
<thead>
<tr>
<th>Application A (Channel 0, Bank 0)</th>
<th>Row 3</th>
<th>Row 7</th>
<th>Row 2</th>
<th>Row 0</th>
<th>Row 5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Application B (Channel 0, Bank 0)</td>
<td>Row 1</td>
<td>Row 1</td>
<td>Row 1</td>
<td>Row 1</td>
<td>Row 1</td>
</tr>
</tbody>
</table>

Table 2: Memory requests of the two applications at $t=10$
(a) Compute the slowdown of each application using the FR-FCFS scheduling policy after both threads ran to completion. We define \( \text{slowdown} = \frac{\text{mem latency with others}}{\text{mem latency alone}} \). Show your work.

\[
\text{Slowdown of A: } \frac{200 + 6 \times 50 + 5 \times 200}{5 \times 200} = \frac{1500}{1000} = 1.50
\]
\[
\text{Slowdown of B: } \frac{200 + 6 \times 50}{200 + 6 \times 50} = \frac{500}{500} = 1.00
\]

(b) For what value(s) of \( \eta \) (the Blacklisting Threshold) will the slowdowns for both applications be equivalent to those obtained with FR-FCFS?

For \( \eta \geq 7 \) or \( \eta = 0 \).
We want both A and B to complete without blacklisting or to complete both blacklisted, thus \( \eta \geq 7 \) and \( \eta = 0 \) respectively.
(c) For what value(s) of $\eta$ (the Blacklisting Threshold) will the slowdown for A be <1.4?

Impossible. Slowdown for A will always be $\geq 1.4$.
If you trace the schedule carefully, you will observe that A will be the fastest when $\eta=5$, where slowdown of A=1.4. $\eta=5$ is the smallest $\eta$ where A does not get blacklisted.

(d) For what value(s) of $\eta$ (the Blacklisting Threshold) will B experience maximum slowdown it can experience with the Blacklisting Scheduler?

$\eta=5$ or $\eta=6$
We observe that as long as B gets blacklisted at least once, B will incur an additional miss and hence an extra of 200 cycles. Thus, we want 2 conditions to be satisfied: B to miss at least once AND an $\eta$ such that B completes last. These conditions are satisfied only when $\eta=5$ or $\eta=6$. $Maximum Slowdown of B = \frac{1650}{500} = 3.3$

(e) What is a simple mechanism (that we discussed in lectures) that will make the slowdowns of both A and B 1.00?

Memory Channel Partitioning (MCP)
7. Memory Latency Tolerance [60 points]

Assume an in-order processor that employs runahead execution, with the following specifications:

- The processor enters Runahead mode when there is a cache miss.
- There is a 64KB cache. The cache block size is 64 Bytes.
- The cache is 2-way set associative and uses the LRU replacement policy.
- A cache hit is serviced instantaneously.
- A cache miss is serviced after $X$ cycles.
- The cache replacement policy chooses to evict a cache block serviced by Runahead requests over non-runahead requests. The processor does not evict the request that triggers Runahead mode until after Runahead mode is over.
- The victim for cache eviction is picked at the same time a cache miss occurs.
- Whenever there is a cache miss, the processor always generates a new cache request and enters Runahead mode.
- There is no penalty for entering and leaving Runahead mode.
- ALU instructions and Branch instructions take one cycle each and never stall the pipeline.

Consider the following program. Each element of array $A$ is one byte.

```c
for(int i=0;i<100;i++) \ 2 ALU instructions and 1 branch instruction
{
    int m = A[i*32*1024]+1; \ 1 memory instruction followed by 1 ALU instruction
    26 ALU instructions
}
```

(a) After running this program, you find that there are 50 cache misses. What are all the possible values of $X$?

$$30 < X < 61.$$

(b) Is it possible that every cache access in the program misses in the cache? If so, what is the value of $X$ that will make all cache accesses in the program miss in the cache? If not, why? Show your work.

A cache latency of less than 31 cycles will not generate any cache requests during the runahead mode. A cache latency of at least 61 cycles will generate two fetches to the cache. The second fetch will evict the first runahead request in the cache, causing every access into a cache miss.
(c) What is the minimum number of cache misses that this program can achieve? Show your work.

50 misses.

(d) Assume that each ALU instruction consumes 1uJ, a cache hit consumes 10uJ, and a cache miss consumes $Y$ uJ. Does there exist a combination of $X$ and $Y$ such that the dynamic energy consumption of Runahead execution is better than a processor without Runahead execution? Show your work.

No. With Runahead execution, the processor will always have to fetch extra instructions. With runahead execution, the processor will cause at least 100 cache misses (some in Runahead mode) and 30*100 ALU instruction.
(e) Assume the energy parameters in part d. What is the dynamic energy consumption of the processor with Runahead execution in terms of X and Y when X generates the minimum number of cache misses? Show your work.

At most, this program will convert 50 cache misses to cache hits while leaving the other 50 be cache misses. This case will happen if and only if the cache latency (X) is between $31 < X < 60$

With runahead: $\text{misses} \ast Y + \text{ALU} \ast 1 + \text{hits} \ast 10 + 3 \text{ instructions at the end of the loop} + \text{100*ALU in Runahead mode}$

With runahead: $3 + 30 \ast 1 \ast 100 + 50 \ast 10 + 100 \ast Y + 100 \ast X = 3503 + 100Y + 100(X - 1)$

(f) Assume the energy parameters in part d. What is the dynamic energy consumption of the processor with Runahead execution in terms of X and Y when X generates the maximum number of cache misses? Show your work.

In the worst case, every cache accesses is a miss. This will happen when $X \leq 30$ and $X > 60$ However, in this case, we have to break the calculation for the energy consumption into two cases, the first case is when $X < 31$ and the second case is when Runahead execution generates extra cache requests.

When $X < 31$, the energy consumption is $3003 + 100Y + 100X$.

When $X > 60$, there will be $\lfloor X/30 \rfloor$ additional memory access in Runahead mode. So, the energy consumption is $3003 + 100(X - \lfloor X/30 \rfloor) + 100Y \ast \lfloor X/30 \rfloor$. 
8. [Bonus] Mystery Instruction Strikes Back [50 points]

That pesky engineer implemented yet another mystery instruction on the LC-3b. It is your job to
determine what the instruction does. The mystery instruction is encoded as:

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1010</td>
<td>DR</td>
<td>SR1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The modifications we make to the LC-3b datapath and the microsequencer are highlighted in the
attached figures (see the next three pages after the question). We also provide the original LC-3b
state diagram, in case you need it.

In this instruction, we specify SR2OUT to always output \( \text{REG}[\text{SR1}] \), and SR2MUX to output value
from the \( \text{REGFILE} \). Each register has a width of 16 bits.

The additional control signals are:

- **GateTEMP1/1**: NO, YES
- **GateTEMP2/1**: NO, YES
- **LD.TEMP1/1**: NO, LOAD
- **LD.TEMP2/1**: NO, LOAD

**ALUK/3**: OR1 (\( A \lor 0 \times 1 \)), XOR (\( A \oplus B \)), LSHF1 (\( A \ll 1 \)), PASSA, PASS0 (Pass value 0), PASS16
(Pass value 16)

**Reg.IN_MUX/2**: BUS (passes value from BUS), EQ0 (passes the value from the \( ==0? \) comparator). BUS is asserted if this signal is not specified.

**COND/4**:  
- **COND0000**: Unconditional  
- **COND0001**: Memory Ready  
- **COND0010**: Branch  
- **COND0011**: Addressing mode  
- **COND0100**: Mystery 1  
- **COND1000**: Mystery 2 (which is set based on the 0th bit of TEMP1)

The microcode for the instruction is given in the table on the next page.
<table>
<thead>
<tr>
<th>State</th>
<th>Cond</th>
<th>J</th>
<th>Asserted Signals</th>
</tr>
</thead>
<tbody>
<tr>
<td>001010 (10)</td>
<td>COND0000</td>
<td>001011</td>
<td>ALUK = PASS0, GateALU, LD.REG, DRMUX = DR (IR[11:9])</td>
</tr>
<tr>
<td>001011 (11)</td>
<td>COND0000</td>
<td>101000</td>
<td>ALUK = PASSA, GateALU, LD.TEMP1, SR1MUX = SR1 (IR[8:6])</td>
</tr>
<tr>
<td>101000 (40)</td>
<td>COND0000</td>
<td>100101</td>
<td>ALUK = PASS16, GateALU, LD.TEMP2</td>
</tr>
<tr>
<td>100101 (37)</td>
<td>COND1000</td>
<td>101101</td>
<td>ALUK = LSHF1, GateALU, LD.REG, SR1MUX = DR, DRMUX = DR (IR[11:9])</td>
</tr>
<tr>
<td>111101 (61)</td>
<td>COND0000</td>
<td>101101</td>
<td>ALUK = OR1, GateALU, LD.REG, SR1MUX = DR, DRMUX = DR (IR[11:9])</td>
</tr>
<tr>
<td>101101 (45)</td>
<td>COND0000</td>
<td>111111</td>
<td>GateTEMP1, LD.TEMP1</td>
</tr>
<tr>
<td>111111 (63)</td>
<td>COND0100</td>
<td>100101</td>
<td>GateTEMP2, LD.TEMP2</td>
</tr>
<tr>
<td>110101 (53)</td>
<td>COND0000</td>
<td>010010</td>
<td>GateALU, ALUK = XOR, SR1MUX = DR (IR[11:9]) LD.REG, DRMUX = DR (IR[11:9]), Reg_IN_MUX = EQ0</td>
</tr>
</tbody>
</table>

Describe what this instruction does.

Determines if the 16-bit value stored in SR1 is a Palindrome itself.

Code:

State 10: \( DR \leftarrow 0 \)
State 11: \( TEMP1 \leftarrow \text{value}(SR1) \)
State 40: \( TEMP2 \leftarrow 16 \)
State 37: \( DR = DR \ll 1 \)
  
  if \( (TEMP1[0] == 0) \)
  goto State 45
  else
  goto State 61
State 61: \( DR = DR \mid 0x1 \)
State 45: \( TEMP1 = TEMP1 \gg 1 \)
State 63: \( \text{DEC TEMP2} \)
  
  if \( (TEMP2 == 0) \)
  goto State 53
  else
  goto State 37
State 53: \( DR = DR \oplus SR1 \)
LC-3b to operate correctly with a memory that takes multiple clock cycles to read or store a value. Suppose it takes memory five cycles to read a value. That is, once MAR contains the address to be read and the microinstruction asserts READ, it will take five cycles before the contents of the specified location in memory are available to be loaded into MDR. (Note that the microinstruction asserts READ by means of three control signals: MIO.EN/YES, R.W/RD, and DATA.SIZE/WORD; see Figure C.3.)

Recall our discussion in Section C.2 of the function of state 33, which accesses an instruction from memory during the fetch phase of each instruction cycle. For the LC-3b to operate correctly, state 33 must execute five times before moving onto state 35. That is, until MDR contains valid data from the memory locations specified by the contents of MAR, we want state 33 to continue to re-execute. After five clock cycles, the MDR contains valid data.

Figure C.6: Additional logic required to provide control signals
(a) DR
(b) SR1
(c) Logic
Figure C.2: A state machine for the LC-3b

NOTES
B+offset6: Base + SEXT[off6]
PCL+offset9: PC + SEXT[off9]
*OP2 may be SR2 or SEXT[imm5]
**[15:8] or [7:0] depending on MAR[0]
Initials:

Scratchpad
Scratchpad