techdocs
Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision | ||
|
techdocs [2015/01/11 22:59] kevincha |
techdocs [2015/04/20 22:40] (current) rachata |
||
|---|---|---|---|
| Line 43: | Line 43: | ||
| ==== ARM ==== | ==== ARM ==== | ||
| - | Throughout this course, we will use the ARM Architecture Reference Manual as the definitive specification for the ARM ISA. All other ARM-related material provided below are only for your benefit. | ||
| * ARM Architecture Reference Manual | * ARM Architecture Reference Manual | ||
| * [[https://www.scss.tcd.ie/~waldroj/3d1/arm_arm.pdf|Manual (5MB)]] | * [[https://www.scss.tcd.ie/~waldroj/3d1/arm_arm.pdf|Manual (5MB)]] | ||
| Line 55: | Line 54: | ||
| ===== Software Tools ===== | ===== Software Tools ===== | ||
| - | |||
| - | ==== Cadence ==== | ||
| - | * ''ncvlog.pdf'': {{ncvlog.pdf| Cadence NC-Verilog Simulator Help 8.2 (2008)}} | ||
| - | * ''simvision.pdf'': {{simvision.pdf|SimVision User Guide 8.2 (2009)}} | ||
| - | * ''simviscmdref.pdf'': {{simviscmdref.pdf|SimVision Command Language Reference 8.2 (2009)}} | ||
| ==== Xilinx ==== | ==== Xilinx ==== | ||
| Line 75: | Line 69: | ||
| * {{18447-sv-to-verilog.pdf|18-447 Handout: Moving from System Verilog to Verilog}} | * {{18447-sv-to-verilog.pdf|18-447 Handout: Moving from System Verilog to Verilog}} | ||
| * [[http://users.ece.utexas.edu/~patt/12s.382N/tools/verilog_manual.html|Online Verilog Manual (UT-Austin EE 382N)]] | * [[http://users.ece.utexas.edu/~patt/12s.382N/tools/verilog_manual.html|Online Verilog Manual (UT-Austin EE 382N)]] | ||
| + | * {{hdlcv.pdf|HDL Compiler for Verilog Reference Manual by Synopsys.}} | ||
techdocs.1421017160.txt.gz · Last modified: 2015/01/11 22:59 by kevincha
Page Tools
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 3.0 Unported
