User Tools

Site Tools


buzzwords

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

buzzwords [2013/04/10 14:09]
jasonli1
buzzwords [2013/05/01 14:05] (current)
jasonli1
Line 581: Line 581:
   * Request prioritization   * Request prioritization
   * Bottleneck Identification and Scheduling (BIS)   * Bottleneck Identification and Scheduling (BIS)
 +
 +===== Lecture 28 (4/12 Fri.) =====
 +  * Inter-thread/application interference
 +  * Utility-based cache partitioning
 +  * Non-uniform memory access (NUMA)
 +  * Smart/dumb resources
 +  * Full-window stall
 +  * Memory latency tolerance
 +    * Caching
 +    * Prefetching
 +    * Multithreading
 +    * Out of order execution 
 +  * Runahead execution
 +  * Runahead cache
 +  * Cache working set
 +  * Dependent cache misses
 +  * Address-value delta
 +  * Traversal address load
 +  * Leaf address load
 +
 +===== Lecture 29 (4/15 Mon.) =====
 +  * Prefetching
 +  * Compulsory cache misses
 +  * Prefetch algorithm
 +  * Early/late prefetches
 +  * Prefetch distance
 +  * Prefetch aggressiveness
 +  * Cache pollution
 +  * Prefetch buffer
 +  * Decoupled fetch
 +  * Prefetch destination
 +  * Prefetch coverage
 +  * Prefetch accuracy
 +  * Prefetch timeliness
 +  * Software prefetching / hardware prefetching / execution-based prefetching
 +  * Next-line prefetcher
 +  * Instruction based stride prefetching
 +  * Stream buffer
 +
 +===== Lecture 30 (4/22 Mon.) =====
 +  * Prefetch bandwidth consumption
 +  * Feedback-directed prefetcher throttling
 +  * Prefetch insertion location
 +  * Prefetch irregular address patterns
 +  * Markov prefetching
 +  * Content directed prefetching
 +  * Execution-based prefetching
 +  * Thread-based pre-execution
 +  * Simultaneous multithreading
 +  * ISA extensions for prefetching
 +  * Pre-execution slice
 +  * Slipstream processing
 +  * Parallel computing
 +  * Loosely coupled vs tightly coupled multiproecssor
 +  * Message passing
 +  * Cache coherence
 +  * Ordering of memory operations
 +  * Processor load imbalance
 +  * Processor utilization / redundancy / efficiency
 +  * Amdahl's Law
 +  * Sequential bottleneck
 +
 +===== Lecture 31 (4/24 Wed.) =====
 +  * Bottlenecks in parallel execution
 +  * Ordering of memory operations
 +  * Deterministic execution
 +  * Protection of shared data
 +  * Mutual exclusion
 +  * Sequential consistency
 +  * Total global order requirement
 +  * Cache coherence
 +  * Snooping bus
 +  * Directory-based cache coherence
 +  * Update vs Invalidate
 +  * MESI Protocol (Modified, Exclusive, Shared, Invalid)
 +  * Read-exclusive (write)
 +  * Exclusive bit
 +  * MOESI (add Owned state)
 +
 +===== Lecture 32 (4/26 Fri.) =====
 +  * Snoopy cache vs Directory Coherence
 +  * Set inclusion test
 +  * Contention resolution
 +  * Negative acknowledgement (nack)
 +  * Coherence granularity
 +  * False sharing
 +  * Interconnection networks
 +  * Topology
 +  * Routing (algorithm)
 +  * Buffering and flow control
 +  * Point-to-point
 +  * Crossbar
 +  * Buffered/bufferless networks
 +  * Flow control
 +  * Multistage logarithm networks
 +  * Circuit vs packet switching
 +  * Delta network
 +  * Ring network
 +  * Unidirectional ring
 +  * Mesh
 +  * Torus
 +  * Trees / Fat trees
 +  * Hypercube
 +  * Bufferless deflection routing
 +  * Dimension-order routing
 +  * Deadlock vs livelock
 +  * Valiant's algorithm
 +  * Adaptive vs oblivious routing
 +
 +===== Lecture 33 (4/29 Mon.) =====
 +  * Serialized code sections
 +  * Critical section
 +  * Barrier
 +  * Limiter stages in pipelined programs
 +  * Trace cache
 +  * Large vs small core
 +  * Asymmetric Chip Multiprocessor (ACMP)
 +  * Accelerating Critical Sections
 +  * False serialization
 +  * Shared vs private data
 +  * Data Marshalling
 +  * Bottleneck Identification and Scheduling (BIS)
 +  * Bottleneck Table
 +  * Acceleration Index Table
 +
 +===== Lecture 34 (5/1 Wed.) =====
 +  * DRAM technology scaling
 +  * Emerging memory technologies
 +  * Phase change memory (PCM)
 +  * Memristors
 +  * Memory capacity
 +  * Memory latency
 +  * Memory endurance
 +  * Memory idle power
 +  * Hybrid memory system
 +  * Replacing DRAM with PCM
 +  * Row-locality Aware Data Placement
 +  * DRAM cache with metadata store
 +  * TIMBER Tag Management
 +  * Security challenges of emerging technologies
buzzwords.1365617372.txt.gz ยท Last modified: 2013/04/10 14:09 by jasonli1