# Arithmetic Blocks <br> Low-Power Design 

Textbook: Chapter 7, Section 4.4


## Outline

- Arithmetic building blocks
» Adders
» Multipliers
- Low-power design
" Reducing power consumption
" Data-path/Control circuitry


## A Generic Digital Processor



## The Binary Adder



$$
\begin{aligned}
\mathbf{S} & =\mathbf{A} \oplus \mathbf{B} \oplus \mathbf{C}_{\mathbf{i}} \\
& =\mathbf{A} \overline{\mathbf{B}} \overline{\mathbf{C}}_{\mathbf{i}}+\overline{\mathbf{A}} \mathbf{B} \overline{\mathbf{C}}_{\mathbf{i}}+\overline{\mathbf{A}} \overline{\mathbf{B}} \mathbf{C}_{\mathbf{i}}+\mathbf{A B C} \mathbf{C}_{\mathrm{j}} \\
\mathbf{C}_{\mathbf{o}} & =\mathbf{A B}+\mathbf{B} \mathbf{C}_{\mathbf{i}}+\mathbf{A} \mathbf{C}_{\mathbf{i}}
\end{aligned}
$$

## Complementary Static CMOS Full Adder



## The Ripple-Carry Adder



Worst case delay linear with the number of bits

$$
t_{d}=O(N)
$$

$\mathbf{t}_{\text {adder }} \approx(N-1) \mathbf{t}_{\mathbf{c a r r y}}{ }^{+} \mathbf{t}_{\text {sum }}$
Goal: Make the fastest possible carry path circuit

## Inversion Property



## Minimize Critical Path by <br> Reducing Inverting Stages



Exploit Inversion Property
Note: need 2 different types of cells

## A better structure: the Mirror Adder



## Express Sum and Carry as a function of P, G, D

Define 3 new variable which ONLY depend on A, B
Generate ( $G$ ) = AB
Propagate $(P)=A \oplus B$
Delete $=\bar{A} \bar{B}$

$$
\begin{aligned}
C_{o}(G, P) & =G+P C_{i} \\
S(G, P) & =P \oplus C_{i}
\end{aligned}
$$

Can also derive expressions for $S$ and $C_{o}$ based on $D$ and $P$

## Carry-Bypass Adder



Idea: If (P0 and P1 and P2 and P3 = 1) then $\mathrm{C}_{03}=\mathrm{C}_{0}$, else "kill" or "generate".

## Carry-Bypass Adder (cont.)



Note: the topological path worst-case delay is much higher than the true critical path!

## Carry Ripple vs. Carry Bypass





## The Array Multiplier



## The MxN Array Multiplier - Critical Path



## Carry-Save Multiplier



Vector Merging Adder

$$
\left.t_{\text {mult }^{\prime}}=(N-\mathbf{1}) t_{\text {carry }^{+}}{ }^{+(N-1)} t_{\text {and }}{ }^{+} t_{\text {merge }}\right]
$$

Optimization easier (unique critical path)!

## Wallace-Tree Multiplier



## Multipliers -Summary

- Optimization Goals Different vs. Binary Adder
- Once Again: Identify the Critical Path
- Other possible techniques
- Logarithmic versus Linear (Wallace Tree Mult)
- Data encoding (Booth)
- Pipelining


## Design as a Trade-Off




## Outline

## $\checkmark$ Arithmetic building blocks

" Adders
» Multipliers

- Low-power design
»Reducing power consumption
" Data-path/Control circuitry


## How about POWER? Reducing power consumption

- Load capacitance ( $\mathrm{C}_{\mathrm{L}}$ )
- Roughly proportional to the chip area
- Switching activity (avg. number of transitions/cycle)
- Very data dependent
- A big portion due to glitches (real-delay)
- Clock frequency (f)
- Lowering only f decreases average power, but total energy is the same and throughput is worse
- Voltage supply ( $\mathrm{V}_{\mathrm{DD}}$ )
- Biggest impact: 50\% reduction in $\mathrm{V}_{\mathrm{DD}}, 75 \%$ reduction in power



## Using parallelism (1)



Assume: $\mathrm{t}_{\mathrm{p}}=25 \mathrm{~ns}$ (worst-case, all modules) at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$

## Using parallelism (2)



- $\mathrm{C}_{\mathrm{par}}=2.15 \mathrm{C}$ (extra-routing needed)
- $f_{\text {par }}=f / 2\left(t_{p, \text { new }}=50 \mathrm{~ns}=>V_{D D} \sim 2.9 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}, \mathrm{par}}=0.58 \mathrm{~V}_{\mathrm{DD}}\right)$
- $\mathrm{P}_{\mathrm{par}}=\mathrm{C}_{\mathrm{par}} \mathrm{V}_{\mathrm{DD}}{ }^{2} \mathrm{f}_{\mathrm{par}}=0.36 \mathrm{P}_{\mathrm{ref}}$


## Using pipelining



- $\mathrm{C}_{\text {pipe }}=1.15 \mathrm{C}$
- Delay decreases 2 times $\left(\mathrm{V}_{\mathrm{DD} \text {, pipe }}=0.58 \mathrm{~V}_{\mathrm{DD}}\right)$
- $\mathrm{P}_{\text {pipe }}=0.39 \mathrm{P}$


## Low energy gates - gate sizing

- Use the smallest transistors that satisfy the delay constraints
" Slack time - difference between required time and arrival time of a signal at a gate output
»Positive slack - size down
» Negative slack - size up
- Make gates that toggle more frequently smaller
- Slope engineering to reduce short circuit currents


## Low energy gate netlists - pin ordering



- Better to postpone the introduction of signals with a high transition rate (signals with signal probability close to 0.5 )

[^0]
## Chain vs. balanced design




- Question for you (5 min):
» Which of the two designs is more energy efficient?
- Assume:
- Zero-delay model
- All inputs have a signal probability of 0.5
- Hint: Calculate $p_{0 \rightarrow 1}$ for W, X and F


## Chain vs. balanced design



- For zero-delay model
" Chain design is better
" But ignores glitching
- Depending on the gate delays, the chain design may be worse


## Control circuits



- State encoding has a big impact on the power efficiency
- Energy driven -> try to minimize number of bit transitions in the state register
" Fewer transitions in state register
" Fewer transitions propagated to combinational logic


## Dual supply voltage

- Use two $\mathrm{V}_{\mathrm{DD}} \mathrm{s}$ (e.g., 2.5 V and 1.5 V )
" Use the higher supply for gates on the critical path
» Use the lower supply for gates off the critical path
- Pro
» Reduces energy without a performance loss
- Cons
" Slight area penalty
" Increased design time
» Need level converters to interconnect gates on different supplies (to avoid static currents)

[^1]
## Clock gating



- Clock gating logic gates off the clock so that there's no switching power in the downstream logic


## Bus encoding

## - Reduces number of bit toggles on the bus

- Different flavors
" Bus-invert coding
-Uses an extra bus line invert:
- if the number of transitions is $<K / 2$, invert $=0$ and the symbol is transmitted as is
- if the number of transitions is $>K / 2$, invert $=1$ and the symbol is transmitted in a complemented form
» Low-weight coding
-Uses transition signaling instead of level signaling


Digital Integrated Circuits

## Bus invert coding




[^0]:    Digital Integrated Circuits

[^1]:    Digital Integrated Circuits

