

Schedule

- **8:30-9:30 (Diana Marculescu)**
 - Trends and issues in clock distribution
 - How much asynchrony do we want?
 - Motivation for GALs, synchronization issues, deadlock prevention, possible inter-clocking domain communication schemes
 - GAL processors: power/performance evaluation
- **9:30-9:45 Break**
- **9:45-10:45 (Dave Albonesi)**
 - GAL processors: power/performance evaluation (cont'd)
 - Workload characterization and impact on the use of fine-grained speed/voltage scaling
- **10:45-11:00 Break**
- **11:00-12:00 (Pradip Bose)**
 - Case study - LPX, an IPC MOS based processor
- **12:00-12:20 (Diana Marculescu)**
 - Looking in the crystal ball: Where will minimal clocking be used ?
 - Concluding remarks
- **12:20-12:30 Q&A**

Where will minimal clocking be useful?

Let's remember the motivation...

- **Current design roadblocks:**
 - Increasing power density
 - Increasing design complexity

- **Shortening time-to-market require:**
 - Design and verification tools and methodology
 - Solutions for design testability and reliability

- **Drivers for minimally clocking:**
 - Design reuse (IPs independently designed)
 - Minimized design effort for global clock distribution
 - Allow fine-grain application - driven adaptability (voltage and speed scaling)

Ahead: possible minimally clocked systems

- **Clustered architectures**
 - Take advantage of localized computation
 - Presumably less communication overhead
 - Decoupling will enable fine-grain voltage/speed adaptation
 - Possibly in conjunction with dynamic instruction steering based on criticality
 - Regularity may help with system variation, and hence clock skew and local clock speeds

Ahead: possible minimally clocked systems

- **Clustered architectures**
- **General multiprocessor-based systems (CMPs)**
 - Arenaturallydecoupled
 - Regularityshouldhelpinthiscasetoo...

Ahead: possible minimally clocked systems

- **Clustered architectures**
- **General multiprocessor-based systems (CMPs)**
- **Heterogeneous Systems-on-Chip**
 - Tile-based architecture may improve interconnect problems
 - Separation of concerns: Computation vs. Communication
 - Important: design of Networks - on-Chip (NOCs) among tiles running at different local clocks
 - Again, workload driven adaptation may be important

Ahead: possible minimally clocked systems

- **Clustered architectures**
- **General multiprocessor-based Systems-on-Chip (CMPs)**
- **Heterogeneous Systems-on-Chip**
- **In the long run, maybe all systems will have to be minimally clocked**
 - Process and system variation may reach or exceed 100%
 - Non-determinism and asynchrony will become prevalent:
 - Instead of fixed signal arrival times...
 - ... You will have to deal with “There’s a chance that the signal will arrive during this interval!”

Conclusion

- **Increasing complexity, design effort and process technology adverse effects on global clock distribution will necessitate alternative design styles**
- **Minimal clocking offers lower power consumption, but performance may be affected**
- **In conjunction with fine-grain DVS, minimally-clocked machines may be more power efficient than their fully synchronous counterparts**
- **Not yet fully explored:**
 - **Impact of global or local asynchronous on other types of architectures (e.g., clustered)**
 - **Effect of smaller clocking area on clock skew**
 - **Less process variation, hence less clock skew**
 - **Will regularity help? (less system variation)**

Schedule

- **8:30-9:30 (Diana Marculescu)**
 - Trends and issues in clock distribution
 - How much asynchrony do we want?
 - Motivation for GALs, synchronization issues, deadlock prevention, possible inter-clocking domain communication schemes
 - GAL processors: power/performance evaluation
- **9:30-9:45 Break**
- **9:45-10:45 (Dave Albonesi)**
 - GAL processors: power/performance evaluation (cont'd)
 - Workload characterization and impact on the use of fine-grained speed/voltage scaling
- **10:45-11:00 Break**
- **11:00-12:00 (Pradip Bose)**
 - Case study - LPX, an IPC MOS based processor
- **12:00-12:20 (Diana Marculescu)**
 - Looking in the crystal ball: Where will minimally clocking be used?
 - Concluding remarks
- **12:20-12:30 Q&A**

Thank you!

More information:

<http://www.ece.cmu.edu/~enyac>

<http://www.ece.rochester.edu/~albonesi/acal>

<http://www.research.ibm.com/lowpower/>

dianam@ece.cmu.edu, albonesi@ece.rochester.edu, pbose@us.ibm.com