Differences
This shows you the differences between two versions of the page.
| — |
seminars:seminar_11_3_16 [2017/09/21 02:02] (current) |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | ====== Microsoft's Production Configurable Cloud ====== | ||
| + | Tuesday November 3rd, 2016\\ | ||
| + | Location: Panther Hollow Conference Room, CIC - 4th Floor\\ | ||
| + | Time: 12:30PM\\ | ||
| + | |||
| + | |||
| + | **[[http://users.ece.utexas.edu/~derek/ | Derek Chiou (Microsoft and UTAustin)]]**\\ | ||
| + | |||
| + | =====Abstract===== | ||
| + | |||
| + | Microsoft has been building data centers with a programmable hardware in every server, creating a novel Configurable Cloud. The reconfigurable hardware, in the form of a field programmable gate array (FPGA) is cabled between the NIC and the data center network, as well as being attached to the CPUs via PCIe. This architecture enables an FPGA-centric, rather than CPU-centric, computational model since all communication in and out of the server is first processed by the FPGA that handles common tasks without CPU involvement and passes uncommon, complex tasks to the CPU that acts as a "complexity" offload engine. Microsoft has deployed a diverse set of applications, including deep neural networks and software defined networking acceleration, across its Configurable Cloud. I will describe the Cloud, some of its applications, and their performance. | ||
| + | |||
| + | =====Bio===== | ||
| + | Derek Chiou is a Partner Architect at Microsoft where he leads the Azure Cloud Silicon team responsible for FPGAs and ASICs in Microsoft's data centers and an adjunct professor in the Electrical and Computer Engineering Department at The University of Texas at Austin. Before Microsoft/UT, Dr. Chiou was a system | ||
| + | architect and lead the performance modeling team at Avici Systems, a manufacturer of terabit core routers. | ||
| + | |||
| + | |||
| + | |||
| + | \\ | ||
| + | \\ | ||
| + | **[[seminars| Back to the seminar page]]** | ||
