18-765PP: Digital Systems Testing and Testable Design

Units: 12

This course examines in depth the theory and practice of fault analysis, test generation, and design for testability for digital ICs and systems. The topics to be covered include circuit and system modeling; fault sources and types; the single stuck-line (SSL), delay, and functional fault models; fault simulation methods; automatic test pattern generation (ATPG) algorithms for combinational and sequential circuits, including the D-algorithm, PODEM, FAN, and the genetic algorithm; testability measures; design-for-testability; scan design; test compression methods; logic-level diagnosis; built-in self-testing (BIST); VLSI testing issues; and processor and memory testing. Advance research issues, including topics on MEMS and mixed-signal testing are also discussed.

4 hrs. lec.

Prerequisites: 15-214 and 18-240 and (18-340 or 18-341)


Areas:

Computer Hardware, Computer Hardware Engineering

Designations:

Depth
Last modified on 2012-09-11

Past semesters:

F12