Show page
Old revisions
Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision | ||
|
hls_router [2017/02/23 01:42] zzhao1 |
hls_router [2017/02/23 07:53] (current) zzhao1 |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | There have been ample successful examples of applying Xilinx Vivado's "function-to-module" high-level synthesis (HLS) where the subject is algorithmic in nature. In CONNECT-HLS project, we carried out a design study to assess the effectiveness of applying Vivado-HLS in structural design, where precise bit- and cycle- level control is a must. We succeeded in using Vivado-HLS to produce router and NoC modules that are exact cycle- and bit-accurate replacements of our reference [[http://users.ece.cmu.edu/~mpapamic/connect|CONNECT]] RTL-based router and NoC modules. The routers and NoCs resulting from HLS and RTL are comparable in resource utilization and critical path delay. Our experience subjectively suggests that HLS is able to | ||
| + | simplify the design effort even though much of the structural details had to be provided in the HLS description through a combination of coding discipline and explicit pragmas. | ||
| - | This page hosts a limited-feature compiler that demonstrates the emulation of CoRAM on conventional FPGAs. The end-user develops an application using: 1) a high-level control thread specification and 2) application core logic developed in HDL (e.g., Verilog). Corflow automatically transforms the input into a stand-alone working design for a given target FPGA platform. The 40-minute video below gives a tutorial that walks the user through a simple design example (Matrix-Vector Multiplication) followed by incremental optimization steps. | + | For more details, please see our technical report and source code below. Please contact [[zzhao1@andrew.cmu.edu|Zhipeng Zhao at zzhao1@andrew.cmu.edu]] |
| + | for any questions or bug reports. | ||
| - | [[http://users.ece.cmu.edu/~mpapamic/connect|CONNECT Network-on-Chip Generator]] | + | <html> |
| + | <font size=4><b>Technical Report</b></font> | ||
| + | <hr> | ||
| + | </html> | ||
| + | |||
| + | **{{http://www.ece.cmu.edu/~coram/connect-hls/Tech_Report.pdf|Using Vivado-HLS for Structural Design: a NoC Case Study}}**\\ | ||
| + | \\ | ||
| + | |||
| + | <html> | ||
| + | <font size=4><b>Source Code</b></font> | ||
| + | <hr> | ||
| + | </html> | ||
| + | |||
| + | We provide the C++ source code for both illustrative examples in technical report and a fully parameterized router. The code is only intended for internal, non-commercial research use and released under {{http://www.ece.cmu.edu/~coram/connect-hls/LICENSE|MIT License}}. | ||
| <html> | <html> | ||
| Line 30: | Line 46: | ||
| - | <input style="height: 30px" id="submit" name="submit" type="submit" value=" Get Tech Report and Code "/> | + | <input style="height: 30px" id="submit" name="submit" type="submit" value=" Get Source Code "/> |
| </form> | </form> | ||
