



## Second Workshop on Dependable and Secure Nanocomputing

Friday June 27, 2008, Anchorage, AK, USA

[www.laas.fr/WDSN08](http://www.laas.fr/WDSN08)

Organizers: Jean Arlat, LAAS-CNRS, Université de Toulouse, France

Cristian Constantinescu, AMD, Fort Collins, CO, USA

Ravishankar K. Iyer, UIUC, Urbana-Champaign, USA

Michael Nicolaïdis, TIMA, Université de Grenoble, France

### Preliminary Program

<p><b>9:00 - 10:30</b> <b>Session 1</b> <b>Opening and Defect &amp; Failure Modes in Nanoscale Technologies</b></p>	<p><b>1a Introduction and Invited Talk</b> <i>Moderator: TBD</i></p> <ul style="list-style-type: none"><li>Invited Talk: The information is not confirmed yet. Sorry for the inconvenience. <i>Please visit the Workshop website (<a href="http://www.laas.fr/WDSN08">www.laas.fr/WDSN08</a>) for most up to date information.</i></li></ul> <p><b>1b Defect and Fault Models in Nanoscale Technologies</b> <i>Moderator: TBD</i></p> <ul style="list-style-type: none"><li>Developing Fault Models for Nanowire Logic Circuits <i>Daniel Gil, David de Andrés, Juan-Carlos Ruiz, Pedro Gil — Universidad Politécnica de Valencia, Spain</i></li><li>SER Characterization of an Advanced Network Processor using Accelerated Neutron Beam <i>Nelson Tam<sup>1</sup>, ShiJie Wen<sup>2</sup>, Noam Lewis<sup>3</sup>, Richard Wong<sup>2</sup>, Armen Karapetov<sup>4</sup>, Oded Rozenstein<sup>4</sup>, Haim Boot<sup>3</sup>, Reuven Cohen<sup>3</sup>, Usama Nassir<sup>1</sup> — <sup>1</sup>Marvell Semiconductor, Inc., Santa Clara, CA, USA; <sup>2</sup>Cisco Systems, San Jose, USA, <sup>3</sup>Marvell Israel Ltd, Yokneam, Israel ; <sup>4</sup>EZchip Technologies Ltd., Yokneam, Israel</i></li><li>Modeling Microprocessor Faults on High-Level Decision Diagrams <i>Raimund Ubar, Jaan Raik, Artur Jutman, Maksim Jenihhin — Tallinn University of Technology, Estonia; Martin Instenberg, Heinz-Dietrich Wuttke — Ilmenau Technical University, Germany</i></li></ul>
<p><b>10:30 - 11:00</b></p>	<p><b>Coffee Break</b></p>
<p><b>11:00 - 12:30</b> <b>Session 2</b> <b>Performance and Security Issues in Hardware Design</b></p>	<p><b>2a Asynchronous Circuits</b> <i>Moderator: TBD</i></p> <ul style="list-style-type: none"><li>Performance Comparison between Self-timed Circuits and Synchronous Circuits Based on the Technology Roadmap of Semiconductors <i>Masashi Imai, Takashi Nanya — The University of Tokyo, Japan</i></li><li>Concurrent Fault Detection for Secure QDI Asynchronous Circuits <i>Konrad J. Kulikowski, Mark G. Karpovsky, Alexander Taubin, Zhen Wang — Boston University, MA, USA</i></li></ul> <p><b>2b Intrusion Detection Devices</b> <i>Moderator: TBD</i></p> <ul style="list-style-type: none"><li>Hardware Implementation of Information Flow Signatures Derived via Program Analysis <i>Paul Dabrowski<sup>1</sup>, William Healey<sup>1</sup>, Karthik Pattabiraman<sup>1</sup>, Shelley Chen<sup>2</sup>, Zbigniew Kalbarczyk<sup>1</sup>, Ravishankar K. Iyer<sup>1</sup> — <sup>1</sup>University of Illinois at Urbana-Champaign, USA; <sup>2</sup>SAIC, Champaign IL, USA</i></li><li>Low-Cost Self-Test of Crypto Devices <i>G. Di Natale, M. Doulcier, M. L. Flottes, B. Rouzeyre, LIRMM, Université de Montpellier, France</i></li><li>Quantum Wireless Intrusion Detection Mechanism <i>Tien-Sheng Lin<sup>1,2</sup>, I-Ming Tsai<sup>1</sup>, Sy-Yen Kuo<sup>1</sup> — <sup>1</sup>National Taiwan University, Taipei, Taiwan; <sup>2</sup>Lan Yang Institute of Technology, Ilan, Taiwan</i></li></ul>
<p><b>12:30 - 14:00</b></p>	<p><b>Lunch</b></p>
<p><b>14:00 - 15:30</b> <b>Session 3</b> <b>Mitigation and Resilience Techniques for Nanocomputing</b></p>	<p><b>3a Fault Tolerance Techniques</b> <i>Moderator: TBD</i></p> <ul style="list-style-type: none"><li>Blocking and Non-blocking Checkpointing and Rollback Recovery for Networks-on-Chip <i>Claudia Rusu<sup>1</sup>, Cristian Grecu<sup>2</sup>, Lorena Anghel<sup>1</sup> — <sup>1</sup>TIMA, Université de Grenoble, France; <sup>2</sup>University of British Columbia, Vancouver, Canada</i></li><li>No Free Lunch in Soft Error Protection? <i>Ilia Polian<sup>1</sup>, Sudhakar M. Reddy<sup>2</sup>, Irith Pomeranz<sup>3</sup>, Xun Tang<sup>2</sup>, Bernd Becker<sup>1</sup> — <sup>1</sup>Albert-Ludwigs-University, Freiburg, Germany; <sup>2</sup>University of Iowa, Iowa City, USA; <sup>3</sup>Purdue University, West Lafayette, USA</i></li></ul> <p><b>3b Reconfigurable Nanoscale Circuits</b> <i>Moderator: TBD</i></p> <ul style="list-style-type: none"><li>Fault Tolerance of the Input/Output Ports in Massively Defective Multicore Processor Chips <i>Piotr Zajac<sup>1,2</sup>, Jacques Henri Collet<sup>1</sup>, Jean Arlat<sup>1</sup>, Yves Crouzet<sup>1</sup> — <sup>1</sup>LAAS-CNRS, Université de Toulouse, France ; <sup>2</sup>Technical University of Lodz, Poland</i></li><li>BISM: Built-in Self Map for Crossbar Nano-Architectures <i>Mehdi Tahoori — Northeastern University, Boston, MA, USA</i></li><li>Combined Defect and Fault Tolerance for Reconfigurable Nanofabrics <i>David de Andrés, Juan-Carlos Ruiz, Daniel Gil, Pedro Gil — Universidad Politécnica de Valencia, Spain</i></li></ul> <p><b>3c Workshop Wrap up</b> <i>Moderator: TBD</i></p>
<p><b>15:30 - 16:00</b></p>	<p><b>Coffee Break</b></p>