
SOLVING THE DRAM SCALING CHALLENGE:

RETHINKING THE INTERFACE BETWEEN CIRCUITS, ARCHITECTURE, AND SYSTEMS

Samira Khan




MEMORY IN TODAY'S SYSTEM



DRAM is critical for performance

MAIN MEMORY CAPACITY




Gigabytes of DRAM

Increasing demand for high capacity

More cores Data-intensive applications

DEMAND 1: INCREASING NUMBER OF CORES



More cores need more memory

DEMAND 2: DATA-INTENSIVE APPLICATIONS



MEMORY CACHING






IN-MEMORY DATABASE


More demand for memory

HOW DID WE GET MORE CAPACITY?




DRAM scaling enabled high capacity

DRAM SCALING TREND




DRAM scaling is getting difficult

Source: Flash Memory Summit 2013, Memcon 2014




Manufacturing reliable cells at low cost is getting difficult

WHY IS IT DIFFICULT TO SCALE?



In order to answer this we need to take a closer look to a DRAM cell

WHY IS IT DIFFICULT TO SCALE?



A DRAM cell


WHY IS IT DIFFICULT TO SCALE?



Challenges in Scaling


Capacitor reliability
Cell-to-cell interference

SCALING CHALLENGE 1: CAPACITOR RELIABILITY



Capacitor is getting taller


CAPACITOR RELIABILITY



Results in failures while manufacturing

Source: Flash Memory Summit, Hynix 2012


IMPLICATION: DRAM COST TREND



Cost is expected to go higher

Source: Flash Memory Summit, Hynix 2012

SCALING CHALLENGE 2: CELL-TO-CELL INTERFERENCE



More interference results in more failures

IMPLICATION: DRAM ERRORS IN THE FIELD

DRAM Errors in the Wild: A Large-Scale Field Study

1.52% of DRAM modules failed in Google Servers

Der

A Study of DRAM Failures in the Field

1.6% of DRAM modules failed in LANL


SIGMETRICS'09, SC'12

Weber

CA

GOAL **ENABLE** HIGH CAPACITY MEMORY WITHOUT **SACRIFICING RELIABILITY**

TWO DIRECTIONS






DRAM SCALING CHALLENGE






SYSTEM-LEVEL TECHNIQUES TO ENABLE DRAM SCALING



NON-VOLATILE MEMORIES: UNIFIED MEMORY & STORAGE




TRADITIONAL APPROACH TO ENABLE DRAM SCALING




DRAM has strict reliability guarantee

MY APPROACH




Shift the responsibility to systems

VISION: SYSTEM-LEVEL DETECTION AND MITIGATION



Detect and mitigate errors after the system has become operational ONLINE PROFILING Reduces cost, increases yield, and enables scaling

CHALLENGE: INTERMITTENT FAILURES




SYSTEM-LEVEL TECHNIQUES TO ENABLE DRAM SCALING

EFFICACY OF SYSTEM-LEVEL TECHNIQUES WITH REAL DRAM CHIPS

HIGH-LEVEL DESIGN

NEW SYSTEM-LEVEL TECHNIQUES


CHALLENGE: INTERMITTENT FAILURES



If failures were permanent, a simple boot up test would have worked


What are the characteristics of intermittent failures?

DRAM RETENTION FAILURE






INTERMITTENT RETENTION FAILURE



- Some retention failures are intermittent
- Two characteristics of intermittent retention failures




DATA PATTERN SENSITIVITY



Some cells can fail depending on the data stored in neighboring cells

JSSC'88, MDTD'02

VARIABLE RETENTION TIME




Retention time changes *randomly* in some cells

IEDM'87, IEDM'92


CURRENT APROACH TO CONTAIN INTERMITTENT FAILURES






 Manufacturers perform exhaustive testing of DRAM chips
Chips failing the tests are discarded

SCALING AFFECTING TESTING




More interference in smaller technology nodes leads to lower yield and higher cost

SYSTEM-LEVEL ONLINE PROFILING



Increases yield, reduces cost, enables scaling

CHALLENGE: INTERMITTENT FAILURES



SYSTEM-LEVEL TECHNIQUES TO ENABLE DRAM SCALING

EFFICACY OF SYSTEM-LEVEL TECHNIQUES WITH REAL DRAM CHIPS

HIGH-LEVEL DESIGN

NEW SYSTEM-LEVEL TECHNIQUES




We analyze the effectiveness of these techniques using experimental data from real DRAMs

Data set publicly available

METHODOLOGY


FPGA-based testing infrastructure






Evaluated 96 chips from three major vendors

1. TESTING



Test each module with different patterns for many rounds Zeros (0000), Ones (1111), Tens (1010), Fives (0101), Random


EFFICACY OF TESTING





Conclusion: Testing alone cannot detect all possible failures


2. GUARDBANDING


- Adding a safety-margin on the refresh interval
- Can avoid VRT failures
















Conclusion: Even a large guardband (5X) cannot detect 5-15% of the failing cells


3. ERROR CORRECTING CODE


• Error Correcting Code (ECC)


- Additional information to detect error and correct data













Conclusion: A combination of mitigation techniques is much more effective


4. HIGHER STRENGTH ECC (HI-ECC)


No testing, use strong ECC But amortize cost of ECC over larger data chunk





Can potentially tolerate errors at the cost of higher strength ECC












Conclusion: Testing can help to reduce the ECC strength, but *blocks memory for hours*

CONCLUSIONS SO FAR

Key Observations:

- Testing alone cannot detect all possible failures
- Combination of ECC and other mitigation techniques is much more effective
- Testing can help to reduce the ECC strength
 - Even when starting with a higher strength ECC
 - But degrades performance

CHALLENGE: INTERMITTENT FAILURES




SYSTEM-LEVEL TECHNIQUES TO ENABLE DRAM SCALING

EFFICACY OF SYSTEM-LEVEL TECHNIQUES WITH REAL DRAM CHIPS

HIGH-LEVEL DESIGN


NEW SYSTEM-LEVEL TECHNIQUES

TOWARDS AN ONLINE PROFILING SYSTEM



Run tests periodically after a short interval at smaller regions of memory

CHALLENGE: INTERMITTENT FAILURES



SYSTEM-LEVEL TECHNIQUES TO ENABLE DRAM SCALING

EFFICACY OF SYSTEM-LEVEL TECHNIQUES WITH REAL DRAM CHIPS

HIGH-LEVEL DESIGN

NEW SYSTEM-LEVEL TECHNIQUES

WHY SO MANY ROUNDS OF TESTS? DATA-DEPENDENT FAILURE Fails when specific pattern in the neighboring cell

SCRAMBLED
ADDRESSX-1X-4X +2X+1

LINEAR

ADDRESS

Even many rounds of random patterns cannot detect all failures

 $(\mathbf{0})$

1

DETERMINE THE LOCATION OF PHYSICALLY ADJACENT CELLS

NAÏVE SOLUTION

SCRAMBLED

ADDRESS

For a given failure X,

X-? X X+?

test every combination of two bit addresses in the row

O(n²)


8192*8192 tests, 49 days for a row with 8K cells

Our goal is to reduce the test time

STRONGLY VS. WEAKLY DEPENDENT CELLS



STRONGLY DEPENDENT Fails even if only one neighbor data changes




WEAKLY DEPENDENT Fails if both neighbor data change


Can detect neighbor location in strongly dependent cells by testing every bit address 0, 1, ..., X, X+1, X+2, ... n

PHYSICAL NEIGHBOR LOCATION TEST


Testing every bit address will detect only one neighbor Run parallel tests in different rows



Aggregate the locations from different rows



PHYSICAL NEIGHBOR-AWARE TEST



Detects more failures with small number of tests leveraging neighboring information

NEW SYSTEM-LEVEL TECHNIQUES


REDUCE FAILURE MITIGATION OVERHEAD

Mitigation for worst vs. common case Reduces mitigation cost around 3X-10X

ONGOING

Variable refresh Leverages adaptive refresh to mitigate failures

SUMMARY



Proposed online profiling to enable scaling

Analyzed efficacy of system-level detection and mitigation techniques

Found that combination of techniques is much more effective, but blocks memory

Proposed new system-level techniques to reduce detection and mitigation overhead




DRAM SCALING CHALLENGE






SYSTEM-LEVEL TECHNIQUES TO ENABLE DRAM SCALING




NON-VOLATILE MEMORIES: UNIFIED MEMORY & STORAGE



TWO-LEVEL STORAGE MODEL




TWO-LEVEL STORAGE MODEL




Non-volatile memories combine characteristics of memory and storage

VISION: UNIFY MEMORY AND STORAGE




Provides an opportunity to manipulate persistent data directly

DRAM IS STILL FASTER



A hybrid unified memory-storage system

CHALLENGE: DATA CONSISTENCY



System crash can result in permanent data corruption in NVM

CURRENT SOLUTIONS

Explicit interfaces to manage consistency

- NV-Heaps [ASPLOS'11], BPFS [SOSP'09], Mnemosyne [ASPLOS'11]


AtomicBegin { Insert a new node; } AtomicEnd;

Limits adoption of NVM Have to rewrite code with clear partition between volatile and non-volatile

Burden on the programmers


OUR GOAL AND APPROACH

Goal: Provide efficient transparent consistency in hybrid systems




Periodic Checkpointing of dirty data Transparent to application and system Hardware checkpoints and recovers data

CHECKPOINTING GRANULARITY



High write locality pages in DRAM, low write locality pages in NVM

DUAL GRANULARITY CHECKPOINTING



Can adapt to access patterns

TRANSPARENT DATA CONSISTENCY

Cost of consistency compared to systems with zero-cost consistency



Provides consistency without significant performance overhead




DRAM SCALING CHALLENGE






SYSTEM-LEVEL TECHNIQUES TO ENABLE DRAM SCALING



NON-VOLATILE MEMORIES: UNIFIED MEMORY & STORAGE



OTHER WORK

IMPROVING CACHE PERFORMANCE

MICRO'10, PACT'10, ISCA'12, HPCA'12, HPCA'14

EFFICIENT LOW VOLTAGE PROCESSOR OPERATION

HPCA'13, INTEL TECH JOURNAL'14

NEW DRAM ARCHITECTURE


HPCA'15, ONGOING

ENABLING DRAM SCALING


SIGMETRICS'14, DSN'15, ONGOING

UNIFYING MEMORY & STORAGE

WEED'13, ONGOING




FUTURE WORK: TRENDS



APPROACH

DESIGN AND BUILD BETTER SYSTEMS WITH NEW CAPABILITIES BY REDEFINING FUNCTIONALITIES ACROSS DIFFERENT LAYERS IN THE SYSTEM STACK

RETHINKING STORAGE



APPLICATION, OPERATING SYSTEM, DEVICES

What is the best way to design a system to take advantage of the SSDs?


ENHANCING SYSTEMS WITH NON-VOLATILE MEMORY



PROCESSOR, FILE SYSTEM, DEVICE, NETWORK, MEMORY

How to provide efficient instantaneous system recovery and migration?

DESIGNING SYSTEMS WITH MEMORY AS AN ACCELERATOR



APPLICATION, PROCESSOR, MEMORY

How to manage data movement when applications run on different accelerators?

THANK YOU QUESTIONS?

SOLVING THE DRAM SCALING CHALLENGE:

RETHINKING THE INTERFACE BETWEEN CIRCUITS, ARCHITECTURE, AND SYSTEMS

Samira Khan

