

A Row Buffer Locality-Aware Caching Policy for Hybrid Memories

HanBin Yoon

Justin Meza

Rachata Ausavarungrun

Rachael Harding

Onur Mutlu

Carnegie Mellon University

Overview

- Emerging memories such as PCM offer higher density than DRAM, but have drawbacks
- Hybrid memories aim to achieve best of both
- We identify row buffer locality (RBL) as a key criterion for data placement
 - We develop a policy that caches to DRAM rows with **low RBL** and **high reuse**
- 50% perf. improvement over all-PCM memory
- Within 23% perf. of all-DRAM memory

Demand for Memory Capacity

- Increasing cores and thread contexts
 - Intel Sandy Bridge: 8 cores (16 threads)
 - AMD Abu Dhabi: 16 cores
 - IBM POWER7: 8 cores (32 threads)
 - Sun T4: 8 cores (64 threads)
- Modern data-intensive applications operate on huge datasets




Emerging High Density Memory

- DRAM density scaling becoming costly
 - Phase change memory (PCM)
 - + Projected 3–12× denser than DRAM¹
 - However, cannot simply replace DRAM
 - Higher access latency (4–12× DRAM²)
 - Higher access energy (2–40× DRAM²)
 - Limited write endurance ($\sim 10^8$ writes²)
- Use DRAM as a cache to PCM memory³

Hybrid Memory


- Benefits from both DRAM and PCM
 - DRAM: Low latency, high endurance
 - PCM: High capacity
- Key question: Where to place data between these heterogeneous devices?
- To help answer this question, let's take a closer look at these technologies

Hybrid Memory: A Closer Look



Row Buffers and Latency

- Memory cells organized in columns and rows




- Row buffers store last accessed row
 - Hit: Access data from row buffer → fast
 - Miss: Access data from cell array → slow

Key Observation

- Row buffers exist in both DRAM and PCM
 - Row buffer **hit** latency **similar** in DRAM & PCM²
 - Row buffer **miss** latency **small** in DRAM
 - Row buffer **miss** latency **large** in PCM
- Place data in DRAM which
 - Frequently miss in row buffer (**low row buffer locality**) → miss penalty is smaller in DRAM
 - Are **reused many times** → data worth the caching effort (contention in mem. channel and DRAM)

Data Placement Implications

Let's say a processor accesses four rows with different row buffer localities (RBL)



Low RBL


(Frequently miss
in row buffer)

High RBL

(Frequently hit
in row buffer)


RBL-Unaware Policy

A **row buffer locality-unaware** policy could place these rows in the following manner



DRAM

(High RBL)



PCM

(Low RBL)

RBL-Unaware Policy

Accesses pattern to main memory:


A (oldest), B, C, C, C, A, B, D, D, D, A, B (youngest)

DRAM

(High RBL)

PCM


(Low RBL)



Stall time: 6 PCM device accesses

RBL-Aware Policy


A **row buffer locality**-aware policy would place these rows in the following manner



DRAM

(Low RBL)

→ Access data at lower row buffer **miss** latency of DRAM



PCM

(High RBL)

→ Access data at low row buffer **hit** latency of PCM


RBL-Aware Policy

Accesses pattern to main memory:

A (oldest), B, C, C, C, A, B, D, D, D, A, B (youngest)

DRAM

(Low RBL)



Stall time: 6 **DRAM** device accesses

Our Mechanism: DynRBLA

1. For a subset of recently used rows in PCM:
 - Count row buffer **misses** as indicator of row buffer locality (RBL)
2. Cache to DRAM rows with **misses** \geq threshold
 - Row buffer miss counts are periodically reset (only cache rows with high reuse)
3. Dynamically adjust threshold to adapt to workload/system characteristics
 - Interval-based cost-benefit analysis


Evaluation Methodology

- Cycle-level x86 CPU-memory simulator
 - **CPU**: 16 out-of-order cores, 32KB private L1 per core, 512KB shared L2 per core
 - **Memory**: DDR3 1066 MT/s, 1GB DRAM, 16GB PCM, 1KB migration granularity
- Multi-programmed server & cloud workloads
 - Server (18): TPC-C, TPC-H
 - Cloud (18): Webserver, Video, TPC-C/H


Comparison Points and Metrics

- **DynRBLA**: Adaptive RBL-aware caching
 - **RBLA**: Row buffer locality-aware caching
 - **Freq⁴**: Frequency-based caching
 - **DynFreq**: Adaptive Freq.-based caching
-
- **Weighted speedup (performance)** = sum of speedups versus when run alone
 - **Max slowdown (fairness)** = highest slowdown experienced by any thread


Performance



Fairness




Energy Efficiency



Compared to All-PCM/DRAM

PCM DynRBLA DRAM



Conclusion

- Demand for huge main memory capacity
 - PCM offers greater density than DRAM
 - Hybrid memories achieve the best of both
- We identify row buffer locality (RBL) as a key metric for caching decisions
- We develop a policy that caches to DRAM rows with **low RBL** and **high reuse**
- Enables high-performance energy-efficient hybrid main memories

Thank you! Questions?
