Carnegie Mellon University SEAGATE ETH zürich SAFARI

Vulnerabilities in MLC NAND Flash Memory Programming:

Experimental Analysis, Exploits, and Mitigation Techniques

Yu Cai, **Saugata Ghose**, Yixin Luo,
Ken Mai, Onur Mutlu, Erich F. Haratsch

February 6, 2017

Executive Summary

SAFARI

- MLC (multi-level cell) NAND flash uses two-step programming
- We find ***new* reliability and security vulnerabilities**
  - In between two steps, cells are in a **partially-programmed** state
  - Program interference, read disturb much worse for partially-programmed cells than for fully-programmed cells
- We **experimentally characterize** vulnerabilities using real state-of-the-art MLC NAND flash memory chips
- We show that **malicious programs can exploit vulnerabilities** to corrupt data of other programs and reduce flash memory lifetime
- We propose **three solutions** that target vulnerabilities
  - One solution **completely eliminates vulnerabilities**, at the expense of 4.9% program latency increase
  - Two solutions **mitigate vulnerabilities**, increasing flash lifetime by 16%

Presentation Outline

SAFARI

- Executive Summary
- **NAND Flash Background**
- Characterizing New Vulnerabilities in Two-Step Programming
- Example Sketches of Security Exploits
- Protection and Mitigation Mechanisms
- Conclusion

Storing Data in NAND Flash Memory

- Flash cell uses the **threshold voltage** of a floating-gate transistor to represent the data stored in the cell



- Per-bit cost of NAND flash memory has greatly decreased
  - Aggressive process technology scaling
  - **Multi-level cell (MLC)** technology

Programming Data to a Multi-Level Cell

SAFARI

- Cell programmed by pulsing a large voltage on the transistor gate



- ***Cell-to-cell program interference***
  - Threshold voltage of a neighboring cell **inadvertently increases**
  - Worsens as flash memory scales

- Mitigation: **two-step programming**



Reading Data from a Multi-Level Cell

SAFARI

- **Threshold voltages represented as a probability distribution**
  - Due to process variation
  - Each two-bit value corresponds to a ***state*** (a range of threshold voltages)



- **Read reference voltages** (V_a, V_b, V_c)
  - Identify the state a cell belongs to
  - Applied to the transistor gate to see if a cell turns on

NAND Flash Memory Errors and Lifetime

SAFARI

- During a read, ***raw bit errors*** occur when the cell threshold voltage **incorrectly shifts** to a different state



OUR GOAL

Understand how two-step programming affects flash memory errors and lifetime (and what potential vulnerabilities it causes)

Presentation Outline

SAFARI

- Executive Summary
- NAND Flash Background
- **Characterizing New Vulnerabilities in Two-Step Programming**
  - How Can Two-Step Programming Introduce Errors?
  - Program Interference
  - Read Disturb
- Example Sketches of Security Exploits
- Protection and Mitigation Mechanisms
- Conclusion

How Can Two-Step Programming Introduce Errors? SAFARI



- Cell starts in the erased state
- Step 1 – LSB: Partially program the cell to a temporary state

Errors in internal LSB buffer data cause the cell to be programmed to an incorrect state

Cell-to-Cell Program Interference

- Flash cells are grouped into multiple **wordlines** (rows)



- Two-step programming **interleaves LSB, MSB steps** of neighboring wordlines
- Steps interleaved using shadow program sequencing

A: LSB of Wordline 1 programmed: no interference

V_{ref}

Steps for neighboring wordlines cause interference on *partially-programmed cells*

How bad is this interference?

Characterizing Errors in Real NAND Flash Chips

SAFARI

- We perform experiments on **real** state-of-the-art 1x-nm (i.e., 15-19nm) MLC NAND flash memory chips



- More info: Cai et al., *FPGA-Based Solid-State Drive Prototyping Platform*, FCCM 2011

Measuring Errors Induced by Program Interference

SAFARI

- Error rate **increases with each programming step**
  - A: Before interference (LSBs in Wordline *n* just programmed)
  - B: After programming pseudo-random data to MSBs in Wordline *n*-1
  - C: After programming pseudo-random data to MSBs in Wordline *n*-1 *and* LSBs in Wordline *n*+1



Program interference with worst-case data pattern increases the error rate of partially-programmed cells by 4.9x

Read Disturb

- **Flash block**: cells from multiple wordlines connected together on **bitlines** (columns)



- Reading a cell from a bitline
  - Apply read reference voltage (V_{ref}) to cell
  - Apply a **pass-through voltage** (V_{pass}) to turn on all **unread** cells
- Pass-through voltage has a **weak programming effect**

LARGER GAP → GREATER EFFECT

Partially-programmed and unprogrammed cells more susceptible to read disturb errors

Programmed

Measuring Errors Induced by Read Disturb

SAFARI



LSB data in partially-programmed and unprogrammed cells **most susceptible** to read disturb

Presentation Outline

SAFARI

- Executive Summary
- NAND Flash Background
- Characterizing New Vulnerabilities in Two-Step Programming
- **Example Sketches of Security Exploits**
  - Program Interference Based Exploit
  - Read Disturb Based Exploit
- Protection and Mitigation Mechanisms
- Conclusion

Sketch of Program Interference Based Exploit

SAFARI

- Malicious program targets a piece of data that belongs to a victim program
- Goal: Maximize program interference induced on victim program's data

- **Write worst-case data pattern** to neighboring wordlines (*WL*)
  1. Wordlines 0/1: all 1s to keep at *lowest* possible threshold voltage
  2. Wordline 2: victim program writes data
  3. Wordlines 1 and 3: all 0s to program to *highest* possible threshold voltage



- In the paper
  - More details on why this works
  - Procedure to work around data scrambling

Presentation Outline

SAFARI

- Executive Summary
- NAND Flash Background
- Characterizing New Vulnerabilities in Two-Step Programming
- **Example Sketches of Security Exploits**
  - Program Interference Based Exploit
  - Read Disturb Based Exploit: in the paper
- Protection and Mitigation Mechanisms
- Conclusion

Presentation Outline

SAFARI

- Executive Summary
- NAND Flash Background
- Characterizing New Vulnerabilities in Two-Step Programming
- Example Sketches of Security Exploits
- **Protection and Mitigation Mechanisms**
  - **Buffering LSB Data in the Controller**
  - **Multiple Pass-Through Voltages**
  - Adaptive LSB Read Reference Voltage
- Conclusion

1. Buffering LSB Data in the Controller

SAFARI

- Key Observation: During MSB programming, LSB data is read from flash cells with **uncorrected interference and read disturb errors**



- Key Idea: **Keep a copy of the LSB data in the controller**

Completely eliminates vulnerabilities to program interference and read disturb

Typical case: 4.9% increase in programming latency

2. Multiple Pass-Through Voltages

- Key Observation: **Large gap** between threshold voltage and pass-through voltage (V_{pass}) increases errors due to read disturb



Mitigates vulnerabilities to read disturb

No increase in programming latency

Presentation Outline

SAFARI

- Executive Summary
- NAND Flash Background
- Characterizing New Vulnerabilities in Two-Step Programming
- Example Sketches of Security Exploits
- **Protection and Mitigation Mechanisms**
  - Buffering LSB Data in the Controller
  - Multiple Pass-Through Voltages
  - Adaptive LSB Read Reference Voltage: in the paper
- Conclusion

Presentation Outline

SAFARI

- Executive Summary
- NAND Flash Background
- Characterizing New Vulnerabilities in Two-Step Programming
- Example Sketches of Security Exploits
- Protection and Mitigation Mechanisms
- **Conclusion**

Executive Summary

SAFARI

- We find ***new* reliability and security vulnerabilities** in MLC NAND flash memory
  - In between two steps, cells are in a **partially-programmed** state
  - **Program interference, read disturb much worse for partially-programmed cells** than for fully-programmed cells
- We **experimentally characterize** vulnerabilities using real state-of-the-art MLC NAND flash memory chips
- We show that **malicious programs can exploit vulnerabilities** to corrupt data of other programs and reduce flash memory lifetime
- We propose **three solutions** that target vulnerabilities
  - One solution **completely eliminates vulnerabilities**, at the expense of 4.9% program latency increase
  - Two solutions **mitigate vulnerabilities**, increasing flash lifetime by 16%

Carnegie Mellon University SEAGATE ETH zürich SAFARI

Vulnerabilities in MLC NAND Flash Memory Programming:
Experimental Analysis, Exploits, and Mitigation Techniques

Yu Cai, **Saugata Ghose**, Yixin Luo,
Ken Mai, Onur Mutlu, Erich F. Haratsch

February 6, 2017

Backup Slides

NAND Flash Memory Scaling

SAFARI

- SSDs use NAND flash memory chips, which contain billions of *flash cells*
- Per-bit cost of NAND flash memory has greatly decreased thanks to scaling
- Aggressive process technology scaling
  - Flash cell size decreases
  - Cells placed closer to each other
- Multi-level cell (MLC) technology
  - Each flash cell represents data using a *threshold voltage*
  - MLC stores two bits of data in a single cell



Two-Step Programming

SAFARI

- Per-bit cost of NAND flash memory has greatly decreased
  - Aggressive process technology scaling
  - Multi-level cell (MLC) technology



- Flash cell programmed by pulsing a large voltage to the cell transistor

- *Cell-to-cell program interference*
  - Threshold voltage of a neighboring cell inadvertently increases
  - Worsens as flash memory scales



- Mitigation: two-step programming



Representing Data in MLC NAND Flash Memory

SAFARI

- Flash cell uses floating-gate transistor **threshold voltage** to represent the data stored in the cell
- Threshold voltages represented as a probability distribution
  - Each two-bit value corresponds to a ***state*** (a range of threshold voltages)
  - **Read reference voltages** (V_a, V_b, V_c) identify the state a cell belongs to



Threshold Voltage Distributions During Programming

SAFARI



Characterizing NAND Flash Memory Reliability

SAFARI

- ***Raw bit errors*** occur when the cell threshold voltage **incorrectly shifts** to a different state



We experimentally characterize RBER, lifetime of state-of-the-art 1x-nm (i.e., 15-19nm) MLC NAND flash memory chips

Malicious Program Behavior

SAFARI



How Can Two-Step Programming Introduce Errors? SAFARI



- Step 1: Program only the LSB data
- Errors are introduced into the **partially-programmed LSB data**



Errors in LSB data cause cell to be programmed to an incorrect state

Data Scrambler Workaround

- Some flash controllers employ XOR-based data scrambling



- Workaround to write worst-case data pattern
  - Recreate scrambler logic in software
  - Scramble data in software with the same seed
  - Hardware scrambler descrambles data using the same seed
  - Descrambled data written to flash memory

Sketch of Read Disturb Based Exploit

SAFARI

- Malicious program wants to induce errors into unprogrammed and partially-programmed wordlines in an *open block*
- Rapidly issues large number of reads to the open block
  - Write data to the open block
  - Issues ~10K reads per second **directly to the SSD** using syscalls
- Induces errors in partially-programmed data
- Induces errors in data *not yet programmed*
  - Programming can only **increase** threshold voltage
  - Exploit **increases threshold voltage before programming**, preventing cell from storing some data values
- In the paper: working around SSD caches

1. Buffering LSB Data in the Controller

SAFARI



- When LSB data is initially programmed, keep a copy in the controller DRAM

Completely eliminates vulnerabilities to interference, read disturb

Typical case: 4.9% increase in programming latency

Algorithm for Buffering LSB Data

SAFARI



Latency Impact of Buffering

SAFARI

- Vary the speed of the interface between the controller and the flash memory
- Assumes 8KB page size



Error Rate with Multiple Pass-Through Voltages

SAFARI



3. Adaptive LSB Read Reference Voltage

- **Adapt the read reference voltage** used to read partially-programmed LSB data
  - **Compensates for threshold voltage shifts** caused by program interference, read disturb
  - Maintain one read reference voltage per die
  - **Relearn voltage once a day** by checking error rate of test LSB data

- Reduces error count, but **does not completely eliminate errors**



3. Adaptive LSB Read Reference Voltage

SAFARI

- **Adapt the read reference voltage** for partially-programmed LSB data to **compensate for voltage shifts**



  - Program reference data value to LSBs of test wordlines
  - **Relearn voltage once a day** by checking error rate of test data

Mitigates, but doesn't fully eliminate, vulnerabilities

No increase in programming latency

Conclusion

SAFARI

- Two-step programming used in MLC NAND flash memory
  - Introduces ***new* reliability and security vulnerabilities**
  - **Partially-programmed cells** susceptible to program interference and read disturb
- We **experimentally characterize** vulnerabilities using real NAND flash chips
- **Malicious programs can exploit vulnerabilities** to corrupt data belonging to other programs, and reduce flash memory lifetime

Solution	Protects Against	Latency Overhead	Error Rate Reduction
1. Buffering LSB in the Controller	program interference read disturb	4.9%	100%
2. Adaptive LSB Read Reference Voltage	program interference read disturb	0.0%	21-33%
3. Multiple Pass-Through Voltages	read disturb	0.0%	72% 16% lifetime increase