90nm CMOS SRAM read path with configurable replica bit-line.