Active damping circuit for control of IC power grid noise

Test chip in 130nm UMC CMOS to provide active resistive
damping of IC power grid resonance.